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Abstract
In modern VLSI design, extensive research has shown that automated analog layout
generation is a nontrivial process in the analog and mixed-signaI circuitry synthesis.
The main contribut ion of this thesis is successful development of a method, which is
able to handle complex multi-group symmetry, substrate sharing, and other
topological constraints in the analog and mixed- signal layout placement design using
lransitive closure graph (TCO) representation.
This thesis proposes a set of symmetric-feasible condition s, which can guarantcc
symmetric placement of sensitive cells with respect to one or multip le symmetry axes
for reduction of parasitie mismatch and thermal gradients. A new contour-based
packing scheme has been developed with the time complexity of Otpn -lgn), where p
is the number of the symmetry groups and n is the number of the placed cells.
Furthermore, a set of perturb ation operations is devised with the time complexity of
O(nJ, where n is the number of the placed cells, in order to generate a random
symmetric-feas ible TCO state from an existing one. The experimental results show
the effectiveness and superiority of this proposed scheme compared to the other
state-of-the-art placement algorithms for analog layout designs.
In additio n, the proposed method is able to handle the substrate sharing
constraints which require the devices to be placed adjacent to share a common
substrate in order to decrease the effect of substrate coupling. To the best of the
author's knowledge, this is the first proposed approach to handle the substrate sharing
constraints based on topological representations. Other topological constraints such as
relationship, abutment and alignment can also be handled by our method.
The thesis first presents a brief introduction to the analog design, including
electronic design automation, analog synthesis, and analog placement. The previous
important works, which intended to solve the analog placement problem, are
thoroughly surveyed and analyzed. Secondly the TeO-based method to handle
complex analog layout constraints such as symmetry, substrate sharing and other
requirement s is detailed and the corresponding algorithm complexity is analyzed.
Finally the performance of the proposed method is compared with the other
alternatives and the conclusions are drawn.
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Chapter 1 Introduction
With the development of complex semiconductor techno logies, very-Iarge-scale
integration (VLSI) circuits have constantly developed since 1970s. VLSli st hcproccss
to design and fabricate integrated circuits (lC) by combin ing a large number of
transistor-based circuit s into a single chip [I ).
The first semiconductor chips only contained one transistor on each chip.
However, the users required more individual functions, or systems, with more
transistors to be integrated on the chips. Therefore, the integrated circuits became very
demanding. The first integrated circuits consisted of a few diodes, transistors, resistors
and capacitors to fabricate one or more logic gates on one single device. Then
small-scale integration (SSI) and medium- scale integrat ion (MSI) extended the Ie
devices with hundred s of logic gates. A process, known as large-scale integration (LSI),
improved the size of systems to at least one thousand logic gates. Recent ly, the
technology has developed significantly and today's microproce ssors have many
millionsof gatesa ndh undredsofmillionsofindividual transistors to perform complex
Nowad ays, the VLSI circuit s and systems have been widely used and they have
achie ved extremely high performance. As of early 2008,billion-transistor processors
were commercially avai lable. One typical example is Intel's Montecito Itanium chip. It
shows that the semiconductor fabrication is moving from thec urrent generation of65
nm processes to the next 45 nm generation and facing new challenges such as increased
variation across process comers. Its large transistor count is largely due to its2 4 M13L3
cache. Another example is Nvidia's 280 series GPU, which is unique in the fact that 1.4
billion transistors are used for logic computation .
Due to the development ofVLSI,c urrent designs use extensive designa utomat ion
and automated logic synthesis to lay outthetransistorsto achieve bctterperforrnance
and enable higher levels of comp lexity in the resulting logic functionality [2]. This
modem design methodo logy is comp letely different from the earliest design. However,
several certain logic blocks, like SRAM cells or analog building-blocks, are still
designed by hand to ensure the highest perforrnanceand to avoid errors.
As a consequence of technology scaling and complexity of new microprocessors,
VLSI design has encountered several challenges [3]. The first challenge is the power
usage which is due to the fact that the thresho ld voltages have ceasedtoscalewith
advancing process technology. The second challenge is process variation. As
lithography techniques approximate to the fundame ntal laws of optics, doping
concentrations becomeex tremely difficulta nde rror-prone. Simulationsa cross multiple
fabrication process come rs should be conside red before the chipiscertifiedreadyfor
production. In addition, the timing and the first-pass success should be considered
seriously due to the change of the physical features of the circuits. Abundance of
stricter designco nstraints isa notheri mportantas pecti n the desig n.T heconstraintsfo r
layout become much more stringent and play a more important role due to lithography
and etching issues with scaling. Many companies now opt to switch to electronic design
automation (EDA) [2] tools to automate their design process because of the overhead
for custom design.
In this thesis, an efficient algorithm to handle complex constraints in the
placement desig n is presented. Its features are analyzed theoretically and the
performan ce is evaluated with promising experimental results. This chapter is to
introduceth e general concepts ofth e analogd esign,wh ichprovide the introduction and
background of the whole thesis. Section 1.1 reviews the concept of the analog design
and electronic design automation including the flow of general analog circuit design.
Section 1.2 introduces two important steps in analog design , that is, analog circuitry
synthesis and optimization. Section 1.3 detail s analog placem ent problem and lists the
analog placement constraints. Section 1.4 raises the motivation and purpose of our
analog placement research work, summarizes the main contrib ution of this work and
presents the organization of this thesis.
1.1 Analog Circuit Design and Electronic
Design Automation
Going from one single transistor to multimillion transistorcircuits has provided
the people with more functionality than the past generations of electronics. The
microelect ronics market , in particular, the markets for application-specific ICs (ASICs),
application-specific standard parts (ASS Ps), and high-volum e commodity ICs are
characterized by an ever-increasing level of integrat ion complexity, now featuring
multimill ion transistor ICs [3]. To handle the design complexity, hierarchical design
and reuse of lPblocks tend to be inevi table. In recent years, complete systems that
previously occupied one or more boards have been integrated ona few chips or even
one single chip. Examples of such systems on a chip (SoC) are the single-chip TV, the
single-chip camera [3], or new generations of integrated telecommu nication systems
that include analog, digital, and even radio-frequency (RF) sections on one chip.
Due to the rising level of integration, the complexity of integrated circuits
increases. More and more functionality can be added as newprocessesof tcchnology
evolve [2]. With the increasing complexity, use of computer-aided design (CAD) tools
that support design on a hierarchy of abstractions becomes more important. For digital
circuit design, there exist a large variety of tools and design methodologies, which
efficiently support designs using severa l levels of abstraction. This is required to keep
in phase with the new capabilities offered by technology and design constraints.
However, for analog circuit design, the situation is completely different. The level of
abstraction is still kept at very low levels and there are not many efficient CAD tools
available. The lack ofa structured design flow is one of the major problems in analog
circuit design . This prob lem becomes obvious when analog and digita l circuits are
combinedonthesamechip,asinthemixed-signaISoCs. lngeneral,the digita l parts
account for about 90% of an integrated circuit while only 10% is analog. Howeve r,
most of the time and effo rts are spent on the analog design part [2].
Figu re 1.1 Ana log d esig n tlow
A simplified view of an ana log design flow is show n in Figure 1.1 (3) . The analog
circuit de signers norm ally start wit h an idea of the functionality to implement. The
functi on is mapped onto an arc hitectura l descripti on. In this process, the functi ona lity is
dec omp osed into a set o f high- level building blocks. The decompos ition is continued
until the functio nal block can be mapp ed onto a set of low er-level analog buildin g
bloc ks. Th e simulations done at this level arc typica lly carried 0 ut by usin g high-l evel
mode ls in order to validat e the func tionality of the conce pt.
From these simulations, the spec ifica tion on the low-level blocks isextracted(3) .
The perf orman ce specifica tion cont ains requir em ents on the various per form anc e
metric of the circuit. Here the perform ance is the measurement of properties, which is
used to simulate the behaviour of aceII. In the next step, these ce lls are realized by
designin g the low-level build ing blocks that com ply with the previou sly derived
per form ance specification. The cell design step includ es choosing between severa l
possible realizat ions in order to impleme nt the functionality in the most effi cient way .
During the layout phase , the geomet ry for the functiona l blocks is determined. Finally,
the buildin g blocks are assembled to implement the desired functionality.Throughout
the design process, excessive simulations and validation steps are required . If the
circuit fails to meet the specifica tion at some level, the proceedingd esign steps must be
revised as shown in the Figure I . I . That may include backtr ackin g seve ral form er steps
in the analog circuit design process.
Electronic design automation (EDA) has becom e increas ingly important in both
digital and ana log desig n. Typ ically the chip designers at semiconductor companies
have to use a variety of EDA tools since large chips are too compIexto des ign by hand.
The EDA tools have rapidly increased in great importance with the continuous scaling
of semiconduc tor technology . In add ition, EDA software is used to eva luate an
incoming design for manuf acturin g readiness as well as for programm ing design
functio na lity into field-pr ogramm able gate arrays (FPGAs) [2].
Before the dawn of EDA, integrated circuits were designed by hand and manually
laid out, thus required lots of time and resources, By the mid- 70s, the designers had
begun to use the automa tion with drafting. In the meantim e, the first placement and
routing tools were developed. The earliest EDA tools were designed academ ically, and
then used in industry in 1981. Many EDA companies such as Daisy Systems , Mentor
Graphics and Valid Logic Systems were all founded around this time. The development
of hardware description languages such as Verilog and VHDL permitted the simulators
to directl y report the simulation results of chip designs. This improvem ent also
accelerated the devel opment of EDA tools.
Current digital modular flows use the front ends to produce standardizeddesign
descriptions that compil e into invocations of cells. Cells perform the logic or other
electronic functions using a specific integrated circuit technology. Generall y speaking,
the fabricators provide libraries of component s for their produc tion processes, with
simu lation mode ls that can fit standa rd simulation tools. However , analog EDA tools
arcm uchlc ss modulars incemany morc intcrferencefunctionsare requircd .
In the past decade , people have seen that the electronic design automation is
starting to play avery important role in the ana log design. However, on accou nt of the
complexit y of analog circuit design and constraint s, the EDA tools still need to be
improved both in breath and in depth .
1.2 Analog Circuitry Synthesis and Layout
Synthesis
Analog synthesis getsp articularly significantforever-growingmixcd-signalS oC
designs [4]. However, the analog design is an intrinsicallydifficult subject as it often
has to explore a much larger design space . As a matter of fact, in modem VLSI design
the analog portion ofa mixed-signal chip still has to be routinely handcrafted by
experienced designers, which costs extraordinari ly disproportional amount of efforts
and time compared with only a small fraction occupied within the entire chip [5].
Figure 1.2 shows the optimization and evaluation flow of the analogcircuitdesign.
Here the optimiza tion engine is to provide candidate circuit designstotheevaluation
engine, whereas the eva luation engine is to evaluate circuit performance of the current
candidate design in order to be prepared for the next run ofo ptimization.
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Figure I.2 Optimiza tion and eva luation
Recently, the commercial CAD tool has supported analog cell-level circuit and
layout synthesis. Gielena nd Rutenbar[ 2] offered a fairly complete survey of this area.
The analog synthesis consists of two major steps: I) circuit synthesis followedby 2)
layout synthesis . Most of the basic techniques in both circuit andl ayout synthesis rely
on powerful numerical optimization engines coupled to the evaluation engines that
qualify the merit of the evolving analog circuits or layout candidates [5].
The layout synthesis relies more on combin atorial optimization techniqu es [6].
The layout of all devices will be determined so that the layout meets the given
specifications with an optimal cost. Figure 1.3 shows the traditionalfl ow ofth el ayout
design. Based on high-level constraints, three phases (i.e., placement, routing, and
compaction) are included in the layout design. We can see adding the high-level
constraints and generating the correct placement are the first steps for the analog layout
generation.
HIGH-LEVEL
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Figure 1.3 The convention al layout design
Although successful, thesesimulation-based analog synthesis methods still have
to be used with care by designers because the processing time tends tobe longand
involves some errors aga inst the constraints. To reduce the CPU time and the
complexity, how to handle the complicated design constraints is an active area of
Severa l challenges have been presented for the synthesis and optimization in the
research domain. Although the traditional methodology works well for circuits with the
range of dozens of dev iccs, for larger circuits the time required for each single
simulation is too long. In addition, how to handle the analog layout constraints becomes
increasingly importanl.
1.3 Analog Placement
1.3.1 Analog Placement Problem
Extensive research has shown that automatic analog layout generation is a
nontrivia l process in the analog synthesis [7]. In the analog layout design, the
placement problem is about how to locate a set of rectangular or rectiIinearce llsona
plane. It has been well recognized as one of the most significant stages in the analog
layout synthesis [8]. The goal of the placement design is that the placed cells do not
overlap with one another and the total area is minimized with certain constraints (e.g.,
symmetry,s ubstratesharing,e tc.)sa tisfied. Figure l .4s howsa nexample of the analog
placemen t. The schematic of the circuit is shown in Figure 1.4(a),and one type of
layout style is shown in Figure 1.4 (b).ltisn ot hardto see thatthe circuit elements are
transferred to the rectangle blocks and thus the problem of placement is formulated [9].
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Figure 1.-1Example of ana log cire uit and ana log layo ut
Since placement is one of the most significant stages in the analog-layout
synthesis [8],th e study ofth e analogpl acementproblemhas attracted great interest in
industry and academia [10]. Asa matter of fact, once an analogplacementsolution is
fixed, most of the electrica l effects are largely determined and more serio usly, and
some undesirable effects caused by a poor placement cannot be compensa ted by the
following routing procedures. To meet the device-matching constraints in the design
of ana log layouts, it is usually prefera ble to cluster multip le devices to form
parameterized cells or modules. Thus, the objective of the analog cell placement
problem is to position cells appropriate ly so that the chip area and the total wire
length of the interconnections can be minimized under the given constraints.
1.3.2 Analog PlacementConstraints
In the analog placement design, certa in constraints from the fabric analog circuits
have to be imposed to improve the performa nce and meet specific requirements. As
shown in Figure 1.5, constraint generation and checking are very important in the
analog layout synthesis . In the following several important analog layout constraints,
including the symmetry, substrate-sharing, relationship, abutment, and alignment
constraints, will be introduced.
Symmetry, as an important type of topological constra ints, widely appears in
expert analog layouts. Symmetry constraints requi re sensitive cells to be placed on the
opposite sides with respect to the corresponding symmetryaxcs in an identical or
mirror manner. The symmetry constraints can reduce the effec t of parasi tic mismatch
that may increase offse t voltage and decrease power-supply rejectionra tio. lnad dition,
they can reduce circuit sensitivity to thermal gradients and achievebetter electrical
properties. There are two types of symmetry constrai nts among cells: symmetric pairs
and self-symmetric cells. A symmetric pair is a pair of cells placed in identical/mirror
orientations and located on the opposi te sides withr espect toonep articular symmetry
axis . As for the second type of the symmetry const raints, self-symmetric cells need to
be placed along the symmetry axis and share the same axis with the other symmetric
cells. The cells, which include the symmetric pairs and self-symmetric cells sharing
one common symmetry axis, are defined as one symmetry group. Multiple symmetry
groups widely exist in the analog circuits [10].
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Figure 1.5 Constraints generation and eheekingin the layout synthesis
The substra te-sharing cons traint limits devices to an adjacent placement so that
the dev ices can share a common substrate/well region. This can significantly decrease
the effect of substrate coupling. For the substrate-sharing constraints, we can merge
the substrates of the adjacen t cells to minimize the cost of the areaand the wire length
of the placement. The performance of analog circuits can be improved by applying
this type of constraints.
Moreover, there are some additional constraints, such as cell relationship,
abutment, and alignment constraints, for the analog circuit design. In the practical
analog layout design, the designers may have specific placement requirement s that
demand one or severa l cells to have particular topological relationship with another
cell. This is called relationship constraint. Besides, the cell abutment constraints
require some cellstobeplacedin an abuttin gmanner.The cell alignment constraints
require one cell to be located vertically or horizontally in alignment with other cells.
1.4 Motivation, Contributions and
Organization of the Thesis
According to my survey, quite a few approaches [11]-[17] have been proposed to
handle the analog placement problem. However, each method has its own features as
well as drawbacks. Therefore, I am motivated to find a methodology which has better
performance compared to previous work and is abJe to handle more complexanalog
placement constra ints.
In this thesis, I propose a method using transitive closure graph (TCG) [II] to
handle the multiple symmetry-gro up constraint s, substrate-sharing and other
topological constraints. The proposed method is able to produce generic solutions to
analog placements with efficient perturbation and packin g schemes.
The major contributions of this thesis are listed as follows .
• Necessary and sufficient conditions, which can verify the symmetric
feasibility of TCO representations in the context of general symmetric placement
situations enclos ing multiple symmetry groups, are introduced;
• I propose an efficient contour-based packing scheme to convert
symmetric-feas ible TCOs under multi-group symmetry constraints to symmetric
placements in polynomial time;
• A set of random perturbation operations with the time complexity of O(n)
is defined to generate new multi-group symmetric-feasible TCOs;
• The proposed placeme nt algorithm is able to cove r all the possible
topological situations. And the experi mental results show that this method achieves
superior performance compared to the other state-of-the-art work;
• I propose a method to handle the substrate-sharing constraints and apply
the merging process to minimize the size of the placement. Inaddition,it canh andle
several other constraints such as cell relationship, abutment, and alignment.
The rest of the thesis is organized as follows. Chapter 2 conducts a brief review of
previous works. These works arc compared with each other and their instinct features
are pointed out. In Chapter 3, I detail the search engine such as simulated annealing
algorithm and genetic algorithm. I design an algorithm to solve the placement problem
by using artificial neural network and compare it with the previous two algorithms. In
Chapter 4, I introduce symmetric-feasible conditions using TCG to handle placement in
the context of multiple symmetry groups. The contour-based packin g algorithm, which
is to construct a symmetric placement from a symmetric-feasible TCG, is detailed. And
a set of perturbation schemes for maintaining symmetric-feasible TCGs are discussed.
In Chapter 5,Idefine a solutiont oh andletheplacementp roblemwith substrate-sharing
constraints. The packing and perturbation methods are also proposed. The schemes to
handle other constraints such as relationship, alignment and abutment are also
discussed in this Chapter. Finally, I draw the conclusions and enumerate some future
work in Chapter 6.
Chapter2 Prior Work
In this chapter , some important prior works, which were targeted at the analog
placement problem, will be first surveyed. Then they are evaluated to see whether
they are suitable to hand le the symmetry constraints. Finally a comparison of the
previous method s is made and a direction for further deve lopme nt is proposed.
There are two streams for the placement methods : abso lute placement and
relative placement. For the absolute placement [10], cells are located by means of
their abso lute coord inates. This method has been traditio nally regarded as the most
effective solution to the analog placement in the past decades. The main drawback of
the absolute placement lies in the fact that it may generate an infeasible placement
with overlapping cells and thus require s a post-proce ssing step to eliminate the
overlap. In contrast, the relative placement (also known as topological placement )
method is based on topological representations [9] [11]-[17] . Recently, it has drawn
more attention from the researchers and a few topological representations, such as
Sequence Pair (SP) [12], O-tree [13], B"-tree [14] , Comer Block List [15], Transitive
Closure Graph (TCG) [II] , Transitive Closure Graph with topological order (TCG-S)
[16], and hierarchica l B-tree (HB"-tree) [9] [17], have been app lied to solve analog
placement problem.
2. 1 Absolute Placement Method
The absolute placement method locates the cells based on their coordinatcs.lts
main flow based on a stochastic scheme (normally simulated annealing algorithm (SA)
[18]) firstly employs a constraint generator to analyze the constraints. A cost function
like (2. 1) is used to eva luate the merit of one placement state.
Cost= L;fJ,·Parameter, (2.1)
where p is the weight of the parameters to the cost. The parameters include the
different aspects of the cost value, such as wire length, area cost, constraint plenty,
distance of cells, and soo n.
The absolutc representation was first introduced by Jepsen and Gellat[1 9], where
the cells are specified in terms of absolute coordinates on a gridless plane. The moves
are simple coordinate shifts or changes in cell orientation. Cells are allowed to
overlap in possibly illegal ways, as no restriction is made to refer to the relative
position ofa cell with respect to another cell. A (weighted) penalty cost term is
associ ated with infeasib le overlaps, and this penalty must be driven to zero in the
optimiza tion process. The absolute representation is well suited to handle device
matching and symmetry constraints, typical to analog layouts. It is also allowed to
explore the beneficial device overlaps. Taking these factors into consideration, the
absolute represen tation was the choice for KOAN/ANAGRAM II [20], PUI' PY-A
[10], and LAYLA [21] systems. However, this representation has revealed a
drawback. Due to the complexity of the cost function, the total (infeasible) overlap in
the final placement solution is not necessarily equal to zero: a finalstepeliminating
gaps and overlaps must be performed, degrading the computation time and thc
solution optima lity (in terms of the cost function). Moreover, the weight of the
overlap term must be carefully chosen [10]: ifit is too small, thecelis may have the
tendency to collapse; ifi t is too large, the search ability of the 0 ptimization engine for
a good placement (in terms of area, total net length, etc.) may be impeded. To combat
this effect, an earlier version of the Timber Wolf system [22] used a sophisticated
negative contro l scheme to determine the optimum values of the cost term weights.
The absolute representation approach trades offa larger number of annealing moves
to build layout configurations more quickly, which may not be always physically
Reference [10] provides an algorithm of thc absolute placement method to handle
the symmetry constraints. It presented a quantitative approach to automatically
generate symmetry constraints. Symmetry is recognized as a particular case of
matching between devices or interconnections belonging to distinct differentials ignal
paths, which become effective when the circuit is operated in differential mode. A
graph-based search algorithm, described in detail in [10], has been designed for the
automated detection of all symmetry constraints. First, a graph is built, with a node
for each circuit net, and an edge for each device, to represent the circuit connectivity.
Then all virtual grounds are detected by comparing the common and
differential-m ode gains of all nets. The search algorithm recognizes allthe sub-graphs
whose structure has the following characteristics:
1) Symmetric topology;
2) Matching constraints between symmetric graph elements;
3) The two halves of the structure are connected with one another by one or more
real or virtual ground nets.
Each of these sub-graphs is a different ial structure, and the symmetry constraints are
all recognized as the matching constraints.
This method worked efficiently as a placement solution in the old times .
However, it may generate the infeasible solution to the placement prob lem. Therefore,
the intrinsically high complexity and the requirement of post-process stephavemade
the researchers be recently focused on new topological methods.
2.2 Topological Methods
The second class of placement representations-named topological- allows
trading off more . complex, physically correct, and layout constructions per each
random move for a smaller number of moves. Generally, the placement algorithms
deveJop a packing scheme to transfer the representations to piacements, and design a
set of perturb ations to randomly generate new placements from the existing ones.
Then the search engines, such as SA, genetic algorithm (GA), are used to obtain the
optimized placement based on the predefined cost functions. In the following parts,
seve ral different types of the topological representations are introduced.
2.2.1 Sequence Pair (SP)
Sequence-p air [12] is considered to be a general representation for the placement
problem. It uses an ordered pair of sequences (i.e., a-and p-sequences) to encode a
placeme nt. The topological relationship between two cells a and b can be derived
from the SP representation as follows [12]:
if a; ' < ab·1 and Pa·1 <flb" , then cell a is to the left of cell b; (2.2)
if aa· l < a b" and Pb·1 <fla·1 , then cell b is on the below of cell a, (2.3)
where a,; I and ab·1 represent the order of cells a and b in the a sequence, while Pa·1
andpb·l representt heo rdero fce llsaandb in thepsequence, respectively.
In [J 2], to generatethe a -sequence, it needs to process SP positivestep-linesas
shown in Figure2 .1(a). Foreac hcell,we draw lines using a pebble (whichi sr egarded
as the nib of a pen). The pebble is initially located at the upper right corner of cell x
and starts to moveupward.lt turns its direction alternatively right and up until it
reaches the upper right corner without crossing: I) boundari es of other cells, 2)
previously drawn lines, and 3) the boundary of the chip. The drawn line is called the
up-right step-line of cell x. Similarly, the down-Ieji step-line of x is drawn. The union
of these two step-lines and the connecting diagonal line of ce ll x is called the pos itive
step-lineofx. It isalways poss ible to drawsuch positivestep-line for a cell. They are
referred to by the corresponding cell names. Follow this procedure, we can draw the
a-sequence of thepl acement ,whi eh is (e, c, a, d,j,b).
Simultaneously, we have to obtain thc ji-scqucncc following a negative step-line
process as shown in Figure 2.1 (b). The difference is that a negative step-line is the
union of the leji -up step-line and right-down step-line, whose direction changing
policies are "left, up, left, up,.. .," and "r ight, down, right, down, ... ," respectively.
We order the negative step-lines also from Jeft. Letthe p- sequencebethe eellname
sequence in this order. So after the negative process, the p- sequenceof the placement
shown in Figure 2.1 (b)i s (j c, b, e, a, d).
To transfer a sequence-pair to a placement, reference [12] details a packing
scheme for the sequence-pair. It needs to construct two constraint graphs of the
pack ing scheme as shown in Figure 2.2 and the example is the same as Figure 2.1.
The constraint of the sequence pair is detailed in the formulae (2. 1) and (2.2). It is
easily observed that the constraint imposed on the packing by a sequence-pair is
unique and the constraints are always satisfied.
Given a sequence pair, one of the optimal packingundertheconstraints can be
obtained in time O(n2) where n is the number of cells. By applying the well-known
longest path algorithm to directed acyclic graphs with weighted vertices , we can
process the packing of the SP scheme . The process is given below. Based on " left of '
cons tra int of the sequence pair, a directed and vertex-weig hted gra phGh(V,E)where
V presents the vertex set,and E presen ts the edge set, ca lled the horizontal-constraint
graph, is constructed as follows.
1) V:sources, sink t, and vertices n labeled with ce ll names .
2)E : (s, x) and (x, t) for each cell x , and (x, x') if and onl y if x is on the left of x' .
3) Vertex -weig ht: zero forsand t , width of ce ll for the othe r vertices.
(a) (b)
Fil:ure2,1 (a) SI'positivestep-lines (b) SP negative step-lines
Similarly, the vertical-constraint graph is construc ted using "below" constraints
and the height of each cell. Neither of these graphs contains any directed cyc le.We
set the X-coordi nate to be the longest-path length from s to x in Gh. The Y-coordinate
of x is set independently using G,. As shown in Figure 2.2, if twocells x and xare in
horizontal relation, then there is an edge between x and r in Gi; hence they do not
overlap horizontally in the resultant placement. Similarly, if x and x ' are in vertical
relation, they do not overlap vertically. Thus no two modules overlap with each othe r
in the resultant placement because any pair of cells is either in horizontal or vertical
relation. The width and the height of the chip are determined by the longest-path
length between the source and the sink in Gha nd G" respectively. Since the width and
the height of the chip are independent minimum , the resultant packing is the best of
all the packing solution under the constraints. The longest-path length calculation in
each graph can be done in O(n}) time, proportional to the number of edges in the
graph. Following this process, we can obtain the final placement of the sequence pair.
And the SPperturbation is very straightforward, just to change the order of the cells
in the sequence with time O(l).
To facilitate the description within this thesis, we will firstpresent one definit ion
in the following.
Definition 1: If a set of representations following a certain structure is called
symme tric-feasible, then any symmetric placement can be expressed by a
representation in that set while a representation in that set can guarantee to construct a
valid symmetric placement.
References [23) and [24] developed two schemes to handle symmetric placement
based on a set of the SP symmetric-feasi bility conditions (advoca ted in [23]) as
follows:
a;1 < abol andPb: 1-s:', (a, al Er, (b, b l Er, (2.4)
where L is one symmetry group.
(a) (b)
Figur e 2.2 (a) horiz ontal eonstra intgraph (bj vert ica l constra inlgraph
However , these symmetric-fe asibili ty condit ions have involved some intrinsic
problem s which are indicated in [25]. According to the conditions above, the
symmetric cells should appear in a mirror form in two sequences of SP. The a- and
p- sequencesare indeed ordered in a mirror form. Thus, the SP representation above is
symmetric feasible. However, this observation is partial, as revealed in [28]. For
instance,theSPof a symmetri cplacementdepictedinFigure2.3 (b)i s (a, c, b, b; d,
a') (a, c, b, b' , d, a') , which is in line with the proposed formu la (2.3). (a, a ')and(b,
b') are two symmetric pairs. Although another placement depicted in Figure 2.3 (d) is
symmetric for (a, a') and (bb ') , itsSP, which is (a, c, b. b' , d, a')(b, c,a, b'cd, a') ,
obviously does not satisfy formula (2.3) . Therefore, searching in a subset of the
symmetric-feasibility space as [23] may lead to a non-opt imal solution.
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Figur e 2.3 The symmetr ic feasibl e examples (a, a') and (b, b') ar c symmetric
pair s: (a) a' ~b, b' ~a ' ; (b) a' ~b, b' ~a ' ; ( e) b.l a, b' .l a' ; (d) b .la, b' .l a' ; a nd (e)
a' ~b, b' .l a'
By enumerating a number of intrinsic problem s in those SP symmetric-feas ibility
conditions(2.3) , Koudaelal. proposed one linear-programming based scheme using
SP [26] [27]. Although the formulation is general, the method has high packi ng
complexity due to the nature of linear programmin g. Nevertheless, the work fits well
into the framework of template-driven analog layout retargeting and optimization,
which is an increasingly important area of research [29].
2.2.2 Corner Block List (CBL)
Corner Block List (CBL) [15] is composed of three sequences (S, L. 7), where
sequence S represents ce ll names from left-bottom corner to right-top corner, list L
records the orientation of cell deletion operations, and T is the number of T-junctions
uncovered if the corner cell is deleted from the packing. This representation features
only linear time for constructing a placement if given a CBL.
In the CBL method [15], it firstly determines the orientation of corner block cell,
and then processes the corner block deletion. If the comer block is horizontally
oriented, to delete thecomer block, weshift its left segment to the right boundary of
the chip, and pull the attached T-j unctions along with the segment. A T-junction is
composed of two segments: a non-crossing segment and a crossing segment. If the
comer block is vertically oriented. we shift its bottom segment to the top bound ary of
the chip, and pull the attached T-junctions along with the segment. The comer block
list is constructed from the record ofa recursive comer block de letion. For cachblock
deletion, we keep a record of block name, comer block orientation, and number of
T-junctions uncovered. At the end of deletio n iterations, we concatena te the data of
these three items in a reversed order. Thus, we have the sequenceS, orientat ions list L,
andT-j unction information list T. Each string of Is is ended with aO to separate from
the record of then ext comerblock deletion.Wetake thefl oorplan of Figure 2.4 as an
example. First, cell d is deleted sincedisvertical oriented and there is oneT-j unction
attached at the bottom edge of block d. Thus, we keep a record (d. O. 10). Cells a. b. g.
e, c are deleted successively. We concatenate these records in a reverse order of
deleti on and derive a comer block list (S. L. 7), where S = ifcegbad) , L = (00 1100).
and T= (001 010010).
EEjc gda~f
Figurc2.4CBLcxamplc
The proposed CBL placement method of [15] is based on simulated annealing
algorithm. The perturbations of the CBL are listed as follows.
1) Randomly exchange the order of the blocks;
2) Randomly choosea positioni n L,c hange l to O,o rO to l ;
3) Randomlyc hooseapositioni nT,c hange ltoOorOto l ;
4) Rotate the cell;
5) Reflect the modules in both horizontal and vertical orientations;
6) Randomlychooseacell, then randomlychooseanaltematecell to substilute
the original one.
Using the algorithm above, among the random comer block lists one optimal
solution can be generated. The algorithm works efficiently since the time complexity
of transforming a comer block list to a placement configuration is O(n) . The number
of the combinat ions of come r block list is O(n!23n•3/n 15) . In addition,corner block list
takes n(3+[l gn]) bits to describe, where [lgn] denotes the minimum integral number
which is not less than Ign. Furthermore, comer block list represents the floorplan
independent of the cell sizes. One can use this representa tion to optimize the cells
with mult iple configurations of widths and heights.
Liu et aJ. investigated the application of the CBL representation in the
symmetry-aware context [30]. To handle the symmetry cons traints, one need to build
up a tree structure, which all of the later processing opera tions are based on. However,
no detailed complexity analysis and experimental comparison with other prior work is
provided in [30]. And that work only focuses on the situation of single
symmetry-grou p constraints. Moreover , similar to the other tree representations, the
CBL representation fails to effec tively expose the topological relationship between
any two cells before packing.
2.2.3 Tree Structures
Some tree structure s, such as O-tre e [13] and Bv-tree [14] , are employed to
redu ce high packin g co mplexity for the analog placement prob lem. O-tree uses the
ordered tree to represent the placement as shown in Figure 2.5 and traverse the tree
using depth- first-search (DFS) order [13 ]. However. this represe ntation can only
handl e comp act placements rather than any general placements. In contrast. Bt -tree is
based on ordered binary trees to derive the admissible placemen ts [14] . For a node, its
left and right chi ld nodes represent a left-right and bottom-t op geometric relationship s,
respectively. However , for those tree repre sentations, due to lack of the defini tion of
the geo metric relationship betwe en each pair of cells, there is no awareness of ce ll
relative positions and optimality before packin g especiallyunder compl ex constraints,
result ing ind egradation of soluti onquality and evenlonger execut iontime.
Most recentl y, HB' -tree [9] has been proposed for so lving symmetry constraints
using a co ncept of symmetry island. The author point s out that when the symmetric
cell s of the same symmetry group are placed tightl y (or even adjacent) to each other,
the layout sty le is generally considered much better. Consequently, the sensi tivitie s
due to process variati ons can be min imized, and the circuit perform ance can be
improve d. So [9] de fined the symm etry island, a placement pattern with respect to a
sym metry group in which each cell in the group abuts at least one ofthe other ce lls in
the same group, and all the cells in the symmetry group form a connect edplacem ent.
~e g. : 0
Figure 2.5 ExampleofO-tree
It uses a binary tree to represent a compact place ment ju st like B'-tree. The root
ofaB'-treecorresponds to thecell(orcalled module)on the bottom-left come r. For
each noden corresponding to cell b, the left child of n repr esents the lowest adjace nt
cellon the rightsideof b,while the right childof nrepresents thefirst ce ll above b
with the same horizontal coordin ates. The symmetric ce lls in one symmetry group are
formed as one symmetry island to be represented by one hierarch y node. For exa mple,
in Figure 2.6 (a), there are two symmetry groups. The HB' -trcc representation of this
placement is shown in Figure 2.6 (b). The asymmetric ce lls placed adjace nt to cells in
the symmet ryi sland onthetop are connected asthe right childtothe cont our nodes of
the hierarchy node.
(b)
Figure2.6TheHB*.treerepresentationandeorrespondingplacernent
The packing scheme of HB*·t ree has two steps , that is, island packing and the
HB*-tree packing. The packing of the island is similar to that of the B*-tree [14],
which follows the preorder-Iree-Iraversal procedure to calculate the coordinates of
the cells. During the packing flow, two double-linked lists are implemented to keep
both horizontal and vertical contour structures. After obtaining the coord inates of all
representative cells in the symmetry group, we can calculate the coordinates of the
symmetric cells and the extended contours. The HB*-tree packing also adopts the
preorder-tree-trave rsal proced ure. Whena hierarchy nodeis traversed, the islandin
the hierarchy node should be packed first to obtain the contours of the symmetry
island described previously. The contours are then stored in the corresponding
hierarchy node . When packing a hierarchy node that represents a symmetry island, we
should calculate the best packing coordinate for the bottom boundaryo f thesy mmetry
island . We then proceed to pack the left child of the hierarchy node. Aftcrthe left
child and all its descendants are packed, we pack the first contour node of the
symmetry island,followed by thesecondone,andsoon. When packing the contour
nodes, we only need to update their coordinates and replace the hierarchyn ode in the
contour data structure. The perturbation of the HS *-tree is based on the node
operationsa nd takesO(lgn) time due to thefeatureo f treestructureo
The work of [9) is the first approach, which can handle symmetric packing with
linear time complexity. However, it can only handle the situation where symmetric
cells belonging to the same symmetry group are closely adjace nt to each other (i.e., no
asymmetric cell keeping symmetric ones separate) . In addition, asi te annot denote the
relationship between any two nodes before traversing the tree and packing, it is hard
to handle any relative topology constraints (explicitly imposed by the designers),
which require one ce ll (or symmetry group) to be placed on the left/right or
bottom/top of another cell (or symmetry group).
2.2.4 GraphStructure
Graph structures have also been used to solve the analog placement problem.
Assume there are a set of vertices Vand a set of edges E, and a directed acyclic graph
G = (Y. E) is formed . Transitive Closure Graph (TCG) [11) of G is defined as graph
G' = (V. E') with E'= (V i, V) . If 'If (v., Vj) E V, there is a path from vertex v, to Vj in G.
A TCG representat ion of a placem ent consis ts of two graphs: horizontal transitive
closure graph Gha nd verti cal tran sitive closure graph G,. Inboth graphs, a vertex (e.g.,
V,) corresponds to a cell. A direct edge <v, vp in the Gi; (G,) means that cell v, should
be placed at the left (bottom) of ce ll Vj ' Thi srelat ionship ispresented as vi~ (.1..) v) . For
an edge <v" v? in Gh (G,), Vi (c,) is ca lled a/an-in vertex (fan-in cell) of '1 (Cj),
whereas v) (c) is ca lled a/an-alit vertex (fan-out cell) of V, (c,). The weig ht of vertex
indicates width (he ight) of the correspo nding cell. And the numb er of the / an-in
(fan-alii) vertexes ofa cell is ca lled in-deg ree (out-deg ree) of this cell. As shown in
Figure 2.7 (a), thecompac t placement , which cann ot be present ed by O-tree, can be
co rrectly present ed bytheTCG graphs.
The TCG placement scheme proposed in (1 1) needs to be implemented with
some extra operat ions (e.g., checking conflict edges upon random perturbation) to
guara ntee the trans itive closure feature (that is, if v/ ~ (.1..) "2and V2 ~ (.1..)VJ holds,
there mustexistv/ ~(.1..)vJ i nthegraphs during perturbation).Thus , the co mplexity of
the proposed perturb ation and packing operations tend s to be high. For the TCG
packing scheme, the origina l TCG method uses the longest path algori thm for the
graphs, which has the time complexity of C'nr') .
In co ntras t, to handl e the symmetry constra ints, (3 1) deployed another
graph-based topologica l representation called TCG-S (16) as shown in Figure 2.8,
which combines TCG with a topological sequence . This TCG-S method developed a
contour -based packin g method with the time comple xity of O(nlgn) . The topological
sequence is the same as the ji-sequencc in the SP method. Ittunesthecoordinatesof
the symmetric cells dur ing the packing flow based on the symmetric constraints.
Similarly, mandatory validity checking of TCG reduction edges significantly
increases the perturb ation complexity. Moreover, this proposed TCG -S method is
only limited to handl ing the situation with one single symmetry group.
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Figure 2.7 (a) T he placeme nt and (b) the cor res pond ing TCG
To cover any possible symmetry situations and obtain a general solution to
analog constraints, a prelimin ary work of [28] derived basic symmetric-feas ible TCG
conditions. But that work only exhibits the processing details for one single symmetry
group and experiences high packing time complexity of O(nl ) , where n is the number
of the placed cells. In this thesis, I am motivated to explore the TCG placement
strategy to handle the complex constraints with multiple symmetry groups but with
less packin g and perturbati on complexity.
~r _b da g
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Figure 2.8 (a) The placement and (b) the corresponding TCG-S .
2.3 Summary
In this chapter different approaches for analog layout placement problem have
been reviewed. Based on the compa rison of the distinct methods above, the best way
of guaranteeing the validity and efficie ncy of solution searching tends to be the
topological methods. Considering the complex analog placement constrain ts as well
as the features of TCO , I choose the TCO as the basic representation scheme in this
As two outstanding topological representations, TCO and SP are exhibited
equivalent from the perspective of functionality [28]. As a matter offact, they can be
converted to each other if either is available. Nevertheless, TCO and SP are different
in the following aspects. Since SP is a sequence based representation, it is easy to be
implemented and quite straightforward for the perturbation operation s. One can
simply perturb the sequence and obtain a new valid SP. In contrast, simple edge move
(i.e., moving an edge from Gh to G,orvice versa) or edge reverse (i.e.,reversing an
edge in G« or G,) operation for TCO is not always safe as the transitive closure
feature of TCO cannot be automatically preserved. In this thesis, we will prove that
TCO , if following our proposed perturbation scheme, is able to manage the
perturb ation while preserving the transitive closure with Iineart imeco mplexity.
Ont heo ther hand,S Pcanonly show theabuttinggeometric relationshipbetween
cells, while TCO is a graph-based representation that can use edge weights to store
the distance information of cells. This feature makes TCO effortless to indicate the
geometric relationship of the cells and further handle some additional constraints.
Provided that the weight of an edge between two vertices in a TCO represents the
width or height of the correspondingcell,cell separation (i.e., two ce lls are kept away
from each other with a certain distance) and cell merging (i.e., two cells overlap with
each other to share some regions such as bulk contact rows) constraints can be
represented by having the edge weight more than or less than a pre-set value.
Therefore , despite a topological representat ion, TCO is capable of obtaining a denser
layout solution (i.e. due to cell merging) without compromising parasitic (i.e.
separation of certain cells that include sensitive nets). In contrast,it isveryhard to
perform cell separatio n or cell merging with the SPre presentation.
In summary, the SP and TCG can be transferred to each other or complete the
same perturbation operation in O(n) time, where n is the number of the cells in the
placement. Our study shows both representations mainly differ in the edge weight,
which we can take advantage of in the analog placement design. The TCG- based
symmetry-aware placement algorithm proposed in this thesis can be readily rephrased
in terms of the SP representation. For thesakeofa nyfurther development targetingat
the analog placement problem, we propose the method based on TCG to handle the
multipl e symmetry-gro up constraints, the substrate sharing constraints, and some
In addition, the features of different approaches, indudingSP [23], SP with linear
programm ing (LP) [26], SP with dummy node (ON) [24], HB*-tree [9], CBL [30],
TCG-S [ II] and S-TCG (this work) , are summarized in Table 2.1. The third column
Non-compact p lacemen t shows whether the method is able to obtain the solution that
is not compact. And the fifth column Comple teness means whether a complete
solution space is able to be explored by the individual approach. Our work in this
Table 2.1 Compar ison of different topological repre sentations in the context
of symmetr ic-aware placement
ApPROACH Packin g Pertu rbat No n-co mp Multi-sy Completion act
eneral 12 O(n) 0(1 ) No es
S m-SP 13 O(n2) 0(1) No es no
SP SPw irh O(n2) 0(1) No yes noLPf 261
SPw irh O(n2) 0(1) No yes noDNf241
General O(n) O(lgn) Yes yesHB' fl 41
-tree Symmerric[ O(n) O(lgn) Yes yes no91
eneral 15 O(n On No es
CBL symmerric[
No no no301
TCG eneral 16 O nl n O(n Yes es
.s symmetrici O(n2) O(n2) Yes no no311
enera l l l O n O n Yes es
TCG symmetrictt O(pr lgn O(n) Yes yes yeshis work)
Chapter 3 Search Engine for the Analog
Placement Problem
Simulated annealing algorithm (SA) and genetic algorithm (GA) arc two effective
search engines for the placement approac hes [32], because they can readily regard
distinct constraints in different applications. SA and GA have been widely used for
the layout synthesis of both digital [33], [34] and analog circuits. They typically can
yield good placement results.
As an important part of our algorithm, we introduce the SA method in Section 3. 1.
The other important approa ch GA is detailed in Section 3.2. As one of my prior work,
in Section 3.3 I propose an analog placement scheme based on the artificial neutra l
network, which is compared with the SA and GA algorithms . In the last section I
make a brief summary.
3.1 Simulated AnnealingAlgorithm
Simulated annealing (SA) [18] isageneric probabilistic heuristic for the global
optimization problems of applied mathematics, namely locating a good approx imation
to the global minimum ofa given function ina large search space . It is often used
when the search space is discrete (e.g., all tours that visit a given set of cities). For
certain problems, simulated annealing may be more effec tive than exhaustive
enumeration - provided that the goal is merely to find an acceptably good solution
with in a fixed amount of time, rather than the best possible solution.
The name and inspiration come from annealing in metallurgy, a techniqu e
involving heating and controlled cooling ofa material to increase the size of its
crysta ls and reduce their defects. The heat causes the atoms to become unstuck from
their initial positions (a local minimum of the internal energy) and wander randomly
throughstatesof higherenergy;theslowcoolinggivesthemmorechancesoffi nding
configurations with lower internal energy than the initial one [18].
By analogy with this physical process, each step of the SA algorithm [18]
replaces the current solution by a random "nearby" solution,ch osen with a probabilit y
that depends on the difference between the corresponding functionvaluesandona
globa l parameter T (called temperature), which is gradually decreased during the
process. The depende ncy is that the current solution almost randomly changes when T
is large, but increasingly "downhi ll" as T goes to zero. The allowance for "uphill"
moves saves the method from becoming stuck at local minima - which is the bane of
greedier methods.
In the earliest days of scientific comput ing, SA was introduced and could be used
to provide an efficient simulation ofa collection of atoms in equilibrium at a given
temperature. In each step of this algorithm, an atom is given a small random
displacement and the resulting change, jj E, in terrnsof the energy of the system is
comp uted. If jj E g), the displacement is accep ted, and the configuration with the
displaced atom is used as the starting point of the next step. The case L'::.E>O is
treated probabilistically: the probability that the configuration is acce pted is P(L'::.E) =
exp(-L'::.E/KBT) . Random numbers uniformly distributed in the interval (0, 1) arc a
convenient means of implementing the random part of the algorithm. One such
number is selected and compared with P(L'::.E). If it is less than P(L'::.E) , the new
configuration is retained; ifn ot, the original config uration is used to start the next step.
By repeating the basic step many times, one simulates the thermal motio n of atoms in
thermal contact with a heat bath at temperature T [18]. This choice of P(L'::.E) has the
consequence that the system evolves into a Boltzmann distribution.
Using the cost function in place of the energy and defining configuration by a set
of parameters (x ,) , it is straightforward with the Metropoli s procedure to generate a
population of configurations of a given optimization problem at some effective
temperature [18]. This temperature is simply a control parameter in the same unit as
the cost function. The simulated annealing process consists of first "melting" the
system being optimized at a high effective temperature, then lowering the temperature
by slow stages until the system "freezes" and no further changes occur. At each
temperature, the simulation must proceed long enough for the system to reach a
steady state. The sequence of temperatures and the number of rearrangements of the
{ Xi} attempted to reach equilibrium at each temperature can be considered an
annealing schedule.
Annealing, as implemented by Metropolis procedure, differs from integrative
improvement in that the procedure does not get stuck since transitions out of alocal
optimum are always possible at nonzero temperature [18]. A second and more
important feature is that a sort of adaptive divide-and-conquer occurs. Gross features
of the eventual state of the system appea r at higher temperatures; fine details develop
at lower temperatures.
Statistical mechanics contains much useful information for extracting properties
of a macroscopic system from microscopic ave rages . Ensemble averages can be
obtained from a single generating function, the partition function,Z ,
(-E)Z = T,exp -KHT (3. 1)
In which the trace symbol, T" denotes a sum over all possib le configurations of atoms
in the sample system . The logarithm of Z, called the free energy, F(T) , contains
information about the average energy, <E(T» , and also the entropy, S(T) , which is
the logarithm of the number of configurations eontributing to the ensemble at T;
- KBTlnZ = F(T ) = < 8 (T ) > -SeT) (3.2)
Boltzmann-weighted ensemble averages can be easily expressed in terms of
derivatives ofF. and the rate ofehange of the energy with respect to the control
parameter, T, isr elatedt oth e size oft ypical variationsintheen ergy by
C( T) = d<:~T» (3.3)
In statist ical mechanics, C(T) is called the specific heat. A large value of C
signals a change in the state of order ofa system, and can be used in theoptimiza tion
context to indicate that freez ing has begun and hence that very slow cooling is
requircd .lt can alsobeu sedt o determineth e entropy byth eth ermodynamicr elation
Of the approac hes to handle the analog placement problem, SA is used as the
search engine based on a cost function that includes area, wire length, and other
penalties. Although an SA-based approach performs well in the placement problem,
to ensure the convergence to the optimum, much effort is required for the problem
definitions and the parameter tune-up, such as move types, neighbor structures, and
annealing schedules.
3.2 Genetic Algorithm
A genetic algorithm (GA) [35] is a search techniqu e used in computing to find
exac t or approximate solutions to optimization or search problems. Genetic
algorithms are catego rized as global search heuristics and a particular class of
evolutionary algorithms (EA) that use techniqu es inspired by evo lutionary biology
such as inheritance, mutation, selection, and crossover . GA is implemented in a
computer simulation in which a population of abstract representations (called
chromoso mes or the genotype of the genome) of candid ate so lutions (ca lled
individuals, creatures, or phenotypes) to an optimization problem evo lves toward
betlersolutions. Traditiona lly so lutions are represented in binary as strings of Os and
IS,but other encodings are alsopossible.
The evo lution usually starts from a population of rand oml y generated individuals
and happens in generat ions. In each generation, the fitnessofeach individual in the
popul ation is eva luated . Mult iple individuals are stochastically selected from the
current popul ation (base d on their fitness), and modifi ed (reco mbined and possibly
randomly mutated ) to form a new popul ation . The new popul ation is then used in the
next iterati on of the algorithm. Commonly, the algorithm termin ates when eith er a
maximum number of generations hasbeenproduced , or a satisfact ory fitness level has
been reached for the populati on . If the algorithm has termin ated due to a maxim urn
numb er of generations, a satisfactory so lution may or may not have been reached.
A typica l genet ic algorithm requir es:
I) a genetic representation of the solution domain;
2)a fitness funct ion to eva luate the solutio n domai n.
A standa rd rep resentat ion of the solution is an array of bits. Arraysofothertypes
and structures can be used in esse ntially the same way . The main property that makes
these genetic representations convenient is that their parts are eas ily alig ned due to
their fixed size, which facilitates simp le crossover opera tions. Variab le length
representat ions may also be used , but crossove r implementation is more complex in
this case . Tree-like representations are ex plored in genetic programm ing and
graph-form representations are explored in evo lutionary programmingo
The fitness function is defined over the genetic representation and measures the
quality of the represented solution. For instance, in the knapsack problem one wants
to maximi ze the total value of objects that can beputina knapsack of some fixed
capacity. A representation of the solution might be an array of bits, where each bit
represents a differen t object, and the value of the bit (Oor l) represents whethero r not
the object is in the knapsack. Not every representation is valid, as the size of objec ts
may exceed the capacity of the knapsack. The fitness of the solution is the sum of
values of all objects in the knapsack if the representation is valid orO otherwise . In
some problems, it is hard or even imposs ible to define the fitness expression; in these
cases, interactive genetic algorithms arc used.
Once we have the genetic representation and the fitness function defined , genetic
algorithm proceeds to randomly initialize a population ofso lutions and then improve
it through repetitive application of mutation, crossove r, inversion and the selection
operators.
Zhang et al [32] proposed a genetic algorithm assoc iated with certain simulated
annealing concepts to handle the analog placement problem. The processi sdescribed
as follows. First, the geometry information and the net-li st of the cells arc inpulted.
Then the first population is randomly initialized and several random placement states
are initialized to setup the initial temperature T. The next step is to evaluate the cost
with the aid of the cell-slide process which is to place the cells adjacen t and no
overlap.
The iteration based on the crossover-rate begins to do crossover to generate one
offspring and do inversion on the generated offspring based on inversion-rate. Then
the best N members are chosen among the former member s and newly generated
offspring, and they are set as the new generation. For each of NI2 members in the new
generation, mutation on the clone of one member is done based on the mutation-rate.
The iteration continues until the temperature reaches the stop criterion. At last, it
outputs the best results. The flow of the algorithm is shown in Figure 3.1. It is
reported that this proposed algorithm along with the optimized parameters, with high
computation efficienc y, can generate high-quality placemen t of the cells.
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Figure 3.1 Overflow of th e GA- base d a na log placem ent algorithm
3.3 Neutral Network
In this section, a method to handle the placement problem using artificialneutral
network is detailed to compare with the previous two search engines. An artificial
neural network (ANN) [36] is a mathematical model or computational model that tries
to simulate the structureandlor functiona l aspects of biological neural networks. It
consists of an interconnected group of artificial neurons and processes information
using a connectionism approach to computation. In most cases, an ANN is an
adaptivesystem thatchanges itsstructure basedon extema l orintemal information
that flows through the network during the leamin g phase. Neural networks are
non-linear statistical data modeling tools. They can be used to model comp lex
relationships between inputs and outputs or to findpattems in data. ln the following
sections, I will introduce the detai ls of the neutral network and its app lication to solve
the analog placement problem.
3.3 .1 Introduction to Ne utra l Network
Although many schemes have been proposed for the ana log layout automation. a
majority of the current placement algorithms deploy simulated annealing [18] or
evo lutionary algorithms [35]. whose performance heavily relies on the applied
cooling schedule or the construction ofperturbationlmutationo perators.
The development of artificial neural networks provides us morechoices to solve
the placement problem . Thus far, some neural networks have been adapted for this
purpose . Kita et al. [36] proposed a Hopfie ld netwo rk model to handl e the placement
problem by introducing severa l schemes (e.g ., interconnect ion modification and
weight-factor tuning) for the energy function . This neural network can generate
prope r placement that has sufficient ly good qua lity. However, this work on ly
co nsidered the basic area and wire requi rements norma llydemandedbydigitalVLS I
circu its. Gloria et al. presented a neural mode l called Boltz mann machine to so lve the
block placeme nt prob lem on para llel machi nes [37]. This work is partic ularly suited
for the low-cost massive ly para llel imp lementation in order to reduce exec ution time
at the price of processo r and memory resources .
Fang et al. proposed a mean-field neural network model for quadrati c assig nment
[38J. Accordin g to their theoretical study, the mean-fi eld neural network is able to
repeat the annea ling flow at particular temperature T, so that the optimal solutions can
be searched with less exec ution time. The analysis shows the iterat ion numb ers should
be proport ional to T; / (Tc-T), which means more iteration is requi red to reach
equilibri um aro und T; than anyw here else. Furthe rmo re, Unaltuna and Pitchu mani
des igned a normalized neural network that is ab le to find optimal so lution with lower
cost compared to Hopfield network [39] . In addition, they prov idedagoodschemeto
determine the temperature E ,
To the best of my know ledge, applying neural network to the ana log place ment
prob lem has yet to be investigated . The refore, in this thesis, I exte nd the previous
work by focusi ng on the analog constrai nts.
3.3.2 Analog Placement Problem Modeling
Assume a list of cells {C/, C2, CJ, ..., Cn } are to be placed on a plane whose width
and length are W and H, respectively. So we design a mean-field neural network with
nxWxH neurons. Each neuron has a binary value output. For the problem modelin g,
we define a set of three-dimen sional binary array v= { De;.x,.y,} to represent neurons.
The network architecture is shown in Figure 3.2. If we place one cell C, on the plane
and the coordinates of the left-bottom vertex is (x, y,), then De;." y, will be 1.
Otherwise, the output will be O. We update the state of each neuron following the
mean- field algorithm described in section 3.3.3 until the network reaches thermal
equilibrium. Based on the final state of neurons, we can obtain an optimal placement.
Figure 3.2 Network Arc hitect ure
To obtain a valid placement, we need to consider the following constraints: (I)
each cell should be placed atone and only one particular position 0 nthe plane; (2)
any two cells should not overlap with each other; (3) any cells should not be placed
over the boundary of the plane; (4) to extend the use of the network, we take the
symmetry and proximity constraints into account.
Afterapplying theaforementionedconstraints,wecanobtainavalidplacement.
The goal of the analog placement prob lem is to locate the cells within the plane whose
size is WxH. And the total wire interconnection should be minimi zed.
3.3.3 AlgorithmDescription
To solve the analog placement problem, we desig n the mean-field neural network
algorithm with the aid of severa l parameters as shown below.
1) Energy function
a) Basic energyfu nction
In this section, we define some parameters to indicate the characteristicsofcells.
We create an nxn matrixL to include the interconnections between each two cells.
L(C,. Cl ) specifies the number of interconnections between cells C. and Cj (i.e., how
many ports are connected between these cells). The Euclidean distanee value between
the two cells is defined as d(C" CJ) by calculating the distance between the cell
centers in the algorithm.
Based on the variables defined above, we construct the basic energy function as
follows :
E, = IIIIIIL(C"CJ )
C, Xj y, CJ X J YJ
d(C "Cj)O C"x"y, .Oc" x"y,
(3.4)
where 0 stands for the output of neuron. We can see this basic energy function
decreases when two cells are placed with less distance.
b) Non-overlap constraints
The non-overla p constraint means no cell is allowed to overlap with another in
the final placement. As w(CJ and h(CJ arc used to indicate width and height of cell C;
we can easily set up the following constraint for all the cells:
(3.5)
Therefore, we have the second energy function item as a penalty component
shown in (3.9):
h(C
r) - lI 0 C" x" y, ·oc/ .x,+u.y,+I ' (3 .6)
' =- (h(C /) - 1
c) Symm etry constra ints
Symme try constra ints involve two types of cases : symmetric pair and
self-symmetric cells. Cells in one symmetric pair should be placed on the opposite sides
with respect to symmetry axis, whereas the self-symmetric cell should be placed along
the symmetry axis. In this work, we only consider the horizontal symmetry situation.
We use an nrn matrix S to indica te the symmetry relationship between the cells. If cells
C; and C, are a symmetric pair, then S(C;,Cj ) = S(Cj ,C,) =1, otherwise, S(C"C j) =
S(Cj,C ,)=O. If cell C, is self-symmetric, then S(C" C,) =1, otherwise, S(C"C ,) =0.
Assume we have P symmetric pairs and q self-symmetric cells. We use PI and P2 to
deno te any symmetric ce lls. Now we consider a symmetric pair PI = (C" Cj ) whose two
cells have the sameYcoordinatesandare placed on theopposite sides with respect to
the same symmetry axis.
We assume the center X coordinates of one symmetric pair and one self-symmetric
are Xp and Xq, respectively. And X, stands for the corresponding symmetry coordinates.
~ =~+~ /2,
EJ =LLLLLLS(C" Cj )
~ X, y, CJ XJ Y/
\~" I (X" - X,)I\~"I (X,. -X,) I .
+(1 Yc;- Yc, DOc;.x,.y, ·oc,.x,.y,
d) Proximity constraints
(3,7)
The proximity constraint s limit cells to a connected placement so that the devices
can share a common substrate/well region or guard ring in order to decreaseparasitie
effect. To represent proximity relationship, we use an n xn matrix K. If cells C, and C,
have proximity relationship, then K(C" Cj ) = 1 and K(Cj , Ci) =1, otherwise, K(Ci , Cj )
= O.So we can have the energy function E~ to apply the prox imity constraints to the
placement:
E4 = LLLLLL KCC"C)dCC"Cj)0c;.x"y, .Oc,.x,.y,. (3 .8)
C, x, y,cJxjYJ
e) Boundary constraints
As the plane is fixed,we need to set up boundary constraint s to place cells only
inside the plane. For every cell, we must keep 0< x, < W-w(CJ and 0< y, < H-h(CJ . So
we can have a fifth energy function as follows:
(3 .9)
We can obtain the entire energy function of the mean-field neural network for the
analog placement problem in the following:
(3.10)
where ai , a2, a3, a4, and aj are weight factors. The selection of the weight factors may
affect the optimization process of the neural network. When selecting large values, the
network has fast convergence speed but maybe sacrifice the search quality, i.e., the
optimization is premature and a non-optimal solution is obtained. However, when we
select small values, the network can obtain a better solution but withlongc omputin g
latency. Wetunethe factors after comput ation experiment andfollowthe standard of
choosing the factors describe in [36].
Furthermore, we can obtain the mean fiel d by calcul ating the first-order partial
derivative ofE in terms of De;.x,y, to update the state of the neurons.
¢c,.x,.Y,
dE
deL L L 0 c,.x,.Y, ) .
C, x ; y,
(3. 11)
2) Plane constraint
For a genera l placement problem, we need to set up a plane constraint. This
constra int means that each cell must be placed within one panel (i.e., neuron) on the
plane in Figure 3.2. Therefo re, in the three-dime nsio nal matrix of Figure 3.2 , there is
only one neuron , whose output is 1, on one plane form ed by X and Y dimensio ns. In
contrast , for the Hopfield network , we need to add a penalty item to the ene rgy
funct ion in order to apply this con strain t. Generally speaki ng, it is difficult to
determine the penalty item in a neural network to so lve the analog placement problem.
Therefo re, in this thesis, we employ the mean-field neural netwo rk [7] and
norm al ization of neurons to app ly this constraint.
The output state vector 0c",." of each neuron can be treated as a unit in the
random equilibrium disturb ance. So we can ass ume that the probability of locating the
coo rdinates of left-bottom come r of cell C, acco rds with the Boltzmann distribution as
shown in (3 .12),
0C"x"y, ::::oexp(-¢c"x"y, I T) , (3.12)
where ¢c"' ,,Y, is the mean field as given in (3.ll ).
When ¢c""'Y' increases , the probability Or;.•,,>. , which is the output of neuron ,
will decrease. When output q ;.x,.y, decreases to zero, the left-bottom comer of cell
C, will not be assig ned to the position of (Xi, y,). To obtain a practical probabi lity, we
apply normalization of the neuron output by dividing the sum of the value of all
neurons as shown in (3.13):
0c"x,.Y, =exp(- ¢c,.x"y, I T)I L L L exp(-¢cj,Xj'Yj I T), (3,13)
cJ XJ Y)
The equations mentioned above would guarantee that cells can be placed
following the plane const raint. Obviously, this normalization scheme is bene ficial as it
removes the requirement of the penalty item, The normalization scheme and the
energy function can guarantee to obtain a valid solution to the placemcntproblem.
3) Critica l temp eratur e
As mentioned in Section 3.3,1, one of the advantages of the mean-field neural
network is that it may achieve the optimal solution at particular temperature without
decreasing the temperature [38] [40]. This temperature is called critical temperature
where the bulk of the optimization occurs. To obtain the critical temperature, we can
assume that in the initial state, the occupation probability of each cell in each grid
position is the same, 1/ Le,(W . H ) . So we can determine the critical temperature using
(3,14):
And we choose T, as the critical temperature and start the annealing process from
that temperature.
4) Algorithm flow
The annealing flow for solving the analog placement problem is shown in Fig
Begin
I Random ly assign values to neuro ns and generate an init ial placement;
2 Calculate the normalization of all the neurons;
3 Ca lculate Tc using (3.14) as the initial temperatur e;
4 Calc ulate the energy Eoid=E using (3.10);
Rando mly choose one ccll Cr;
Ca lculate the mean field ¢C;.>;y, for all x and all y with (3.11). Add
hill-cl imb ing item to (3.1I) to avo id local minima;
Update the output q :,."y, of the neurons for all x and ally using (3.12);
Ca lculate norm alization of 0 C""y, for all x and all y using (3.13);
10 Calculate Enewusing (3.10);
II Ca lculate deltaE= Enew- Eold;
12 Wh ile (deltaEis not small eno ugh)
End
Figu re 3.3 ANN place me nt algor ithm
After establishing a mean field neural network and inputtin g a eireuitnetli st, we
first randoml y assign each neuron with a va lue, do the norm alization and calculate the
crit ical temp eratu re as shown in Lines 1-3 of Figure 3.3 . Then we randoml y choose one
cell and update the neurons on the plane corresponding to this cell using (3.12) and
calculate the energychange(in Line l l)after update. When updating the neurons,we
first need to ca lculate the ¢C"X"y, . Here local minima means all the output of the
network is close to zero and we cannot obtain a better solution. To escape from this
situation, we need to add a value (ca lled hill-climbing item as shown in Line 7 of Figure
3.3). This update process is repeated until the network reaches therma l equilibrium.
And the final output of the network gives an optimal solution to the placement problem.
The complexity to calculate the mean field ¢c"x,.y, is O(N), where N is the
number of neuron s. To ca lculate the energy, we only need to calculate de/toE (shown in
Line I J of Figure 3.3) and the complexity is O(N1In). where n is the number of cells
needed to be pJaced. We need O(n) itcrationt oreach the thcrmale quilibrium state.So
the total complexity of the algorithm is O(N1) .
3.3.4 Neural Network Method Results
We implemented this neural network algorithm in Java and tested it on a 2GHz
PC. To compare with other work, we employ two test circu its with added symmetry
and proximity properties. The first test circuit has 20 cells from [37]. Reference [37]
provides a solution known to be the best optimal to this circuit. The second test circuit
that we used in this study has 25 cells provided in [36]. Both circuits are input
together with interconnection, symmetry, and proximity matrixes to initialize distinct
propertie s.
We can first see a simple case of 4 cells whose width and length is 2 x2 need to
be placed at a 10 xIOpl ane. The result is shown in Figure 3.4. We have to build a 10
x IOx4 neural network first. We can see that the four matrixes denote the location of
the four cells. The maximum possibilit y of 1 in matrice s I, 2, 3, 4 are in the position
(9, 2), (9, 4), (7, 4) and (7, 2) respectively. So we obtain the final placement with 4
cells placed closely and the cost is minimized.
Figure 3.4 The res ult ofa simple 4 cells placement pr oblem
We compare our work with simulated annealing (SA), genetic algorithm (GA)
[35], lIopfield network [36], and Boltzmann machine [37]. Our algorithm presented
in this chapter is marked as MF. Since the previous work did not consider the analog
placemen t constraints, we added some related weight items to the Hopfield and
Boltzmann machine methods. For simple implementations of SA and GA, we added a
checking function to exclude invalid placement s. In Table 3.1, we show the
comparison results from 50 times execution, and we pick the best results, the worst
results, and the average results. From Table 3.1, we can see that our MF algorithm
obtained better placement with cost improvement of 9%, 15%, and 13% over SA, GA,
and Hopfield methods, respectively, for the best results of Circuit I. In terms of
execution time, the MF algorithm ran 21%, 18%, and 24% faster than SA , GA, and
Hopfield methods, respectively. In contrast, for the average results of Circuit I, our
proposed algorithm achieved better performance in cost by 16%, 16%, and 17% and
less execution time by 14%, 17%, and 20% compared to SA , GA, and Hopfield
methods. Compared to the Boltzmann machine method, MF had higher cost of 5%,
I%, and I% for the best, the worst and the average results, respectively. However, our
proposed algorithm reduced the execution time by 5%, 8%, and 6%, respectively. One
final placement result of Circuit I is depicted in Figure 3.5.
For the best results of Circuit 2, our proposed algorithm achieved better
performance in cost by 8%, 8%, and 10% and reduced the execution time by 7%, 7%,
and 15% compared to SA, GA, and Hopfield methods, respectively. Although MF
worked marginally worse (by 1%) in terms of cost than Boltzmann machine method,
the former algorithm ran a bit faster (by 4%) than the latter one.
Table 3.1 Neural network algorithm circuit s result s
Circuit SA GA Hootie ld Boltzma nn MF
Best Cost 156 167 164 134 142
Time sec . 78 75 8 1 64 6 1
Circuit ! Worst Cost 20 1 204 197 168 170
Time sec . 64 55 60 59 54
Avera eCost 187 186 189 154 156
Time sec. ri 70 73 62 58
Best Cost 837 827 845 752 763
Time sec. 164 162 178 159 152
Circ uit2 Worst Cost 901 887 883 832 840
Time sec . 186 189 193 167 164
Avera eCost 879 867 865 802 800
Time sec . 175 177 173 154 150
In summary, our mea n-fie ld neura l network algori thm is able to achieve better
performa nce in both cos t and the execu tion time than SA , GA, and Hopfield methods.
Compa red to Boltzmann machine method, our proposed algor ithm can reduce the
exec ution time but exper ience marg ina l performa nce loss in cos t.
Figure3.5Finalplacementof CircuitlusingMF
3.3.5 Neural Network Method Summary
We first discussed the modeling of the problem in terms of neural network and
then presented a detailed optimization flow in particu lar on how to manage the
multip le constraints for analog placement. Our experim ental results show the
efficiency of the proposed algorithm compared to some otherstochastic approa ches.
I lowever , one big issue for this problem is that it cannot guarantee to obtain a valid
placement all the time. Thus, a post-processing step is needed to check whether the
result is correct and fix the place plane ifit is invalid. This drawback motivates met o
develop a better algorithm to resolve the problem for the general analog placement
design.
3.4 Summ ary
Most of the work of the analog placement design uses simulated annealing or
genetic algorithm. An artifici al neural network based approa ch is implemented to
hand le the analog placement problem. However, this algorithm cannot always
guarantee to obtain a valid placement. And the plane size has to be fixed at the
beginnin g of optimization. Theref ore, in the following chapters I am focused on
developing an effic ient topologic placement algorithm to resolve this problem by
nature. As most of the previous work used simulated annealing asthe search eng ine,
to maintain a fair comparison, we will use the same scheme as the search engine for
the proposed TCG-based algorithm in this thesis.
Chapter 4 TCO-based Method to Handle
the Symmetry Constraints
In this chapter, I will introduce a strategy for the placement problem to handlethc
symmetry constraints with multiple groups. A set of symmetric-feasib le definitions
for TCO is first presented in Section 4.1. Then the packing flow will be detailed and
the perturb operations will be discussed in Sections 4.2 and 4.3. Finally I will show
the experimental results and draw the conclusions in Section 4.4.
4.1 Symmetric-Feasible TCG
In this section, we first present one definition for TCO symmetric-feasible
conditions. Then the correct ness of the conditions is proved. By using the proposed
conditions, onec anverify thefeasibilityof symmetricplacements without packing in
advance . Without loss of genera lity, the ana lysis in this thesis is only focused on the
situation where the symmetry axis is vertical.
Let (Gh, G,) be the TCO representation of a placement containing two symmetry
groups fand <1> . For (a, a ) Ef, ifa #a ', then (a, a ) is a symmetric pair consisting of
two distinct cells a and a '; and ifa: a', then a is a self-symmetric cell. For the
multi-group symmetry situation, we can define the following conditions.
Definition 1: For V (a, a') E r, v tb, b') E r , V (c, c') E <D, and v td; d ')
E <D, a TCG representation is symmetric-fea sib le if the following four conditions are
For intra-groupo f r(thesamefor (Jl)
inGh:a H <f->a ' ~b ',
inG, : a-!-b <f->b'.L a ' ;
For inter-group betwee n rand <D
in Gh : a ~ c and a ' ~ c '<f->d ~ ba nd d ' ~ b ',
in G, :a-!- c <f->c '.L a ' ;
(4.1)
(4.2)
(4.3)
(4.4)
where symbol ~ represents its left operand is topologically on the left of its right
operand,s ymbol .L represents its left operand is topologically below its right operand,
and symbol <f-> denotes that the two cases before and after this symbol cannot
simultaneously appear in the same TCG . For the intra-group conditions, (4.1) and (4.2)
guarantee the symmetric feasibili ty of symmetric cells within one group. In contrast,
the inter-group conditions (4.3) and (4.4) are deployed to coordinate the relative
location of symmetric cells among multipl e symmetry groups.
Lemma 1: Any symmetric placement containing multipl e symmetry groups can
be represented by a symmetric-feas ible TCG.
Proof First, we consider the relationship between symmetry groups since the
intra-group relati onship can be considered as a spec ial case of multipl e symmetry
For any two symmetric pairs (a, a') E f and (b, b ') Ef, and another two
symmetric pairs (c, c')E <1> and (d, d') E <1>, to simplify the ana lysis, we first assume
two pairs within one symmetry group are located vertically, that is, a-Lb, a '-1-b ', a ~
b ', and b ~a ' in I', c-ld, c '-1-d ', c ~ d ', and d ~ c ' in <1>. Thus, there are four typical
relative positions as shown in Figure 4.1. Cases (I) and (II) show the situation where
the two symmetry groups are placed without interference, whereas cases (Ill ) and (IV)
indi cate the situation where the two symmetry groups interfere with each other ,
Case (I): (a, a ') and (b, b') are placed at the left of(c, c') and (d, d '). In other
words, group-F is placed at the left of group-o as depi cted in Fig. 4.1(1). The
relationship s of the ce lls in Gh are:
a ~ c, a ' ~ c ' , a ~ c ' , a ' ~ c,
b ~ d , b ~d ', b' ~ d ', b' ~d,
a ~ d , a ' ~ d', a ~ d ', a ' ~ d,
b ~ c , b ~ c ' , b ' ~ c ' and b ' ~ c.
And the relationships in the G,are:
~b' dd'a a' c c '
(I)
mh'd d'a a'c c'
(III)
~d"c cb b 'a a '
(II)
"r."dd 'a a'c c'
(rv)
Figure 4.1 (I) group ris plac ed at th e left of group <I>; (II) ris placed below
<I>; (III)ranll<I>areinterminglell;(IV)<I>isplaccllwithinr
Obviou sly. there is no violation above in terms of the symmetric-feasibility
conditions (4.1)-(4.4).
Case (II): as group-T is placed above group-<l> , andthe reJationships betweenth e
iJ-Ld,iJ-Ld ', b'l..d ', b 'l..d ,
al.. d , a 'l.. d ', al..d ', a 'l..d ,
And the relationships in the Gha re:
we can prove it in the same way as case (I),
Case (III): This case shows that group-T and group-o arc placed with
interference, The relationships of the ce lls in Ghare :
a ~ C , a ~ d, a ~ c ', a ~ b' ,
C ~ a ', d ~a', c ~ b ', d ~b ',
a ' ~ c ' , a ' ~ d ', b ' ~ c ' , b' ~ d ',
And in G,wecan have the relationsh ips:
c-l-d, c '.Ld',
The relationships listed above do not vio late the symmetry conditio ns of
(4,1)-(4.4),
Case (IV) : The relat ionships of the cells in Gi; are:
a ~ c , a ~ d, a ~ c ', a ~ b',
C ~ a ', C ~ d ', c ~ b ' ,
b ~ c , b ~ d, b ~ a ' ,
d ~b ', d ~ c ', d ~a ',
we can have the relationship s in G,:
c-l-d, c '.Ld',
Wc can see the same resuhholds for this case, whe re group-o isplaced inside
group-f .
Besides, in a similar manner we can analyze the other situations, e.g., the
symmetric pairs within one symmetry group are located horizontally or any
symmetric pair is replaced by one self-symmetric cell. Therefore, we can derive that
the symmetric-feas ibility conditions (4.3)-(4.4) will always hold for any analog
placemen ts with multiple symmetry groups.
As for the intra-group conditions, we can consider one single symmetrygroup,
say f . Assume (a, al E f and (b. bl E f. There are three typical placements as
shown in Figure 4.2, where cells c and d may be any cells. If a = a ' (or b = b') , then a
(orb) is a self-symmetric cell.
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Figure 4,2 (1)( b, b') arc placcd within( a,a');(I1)( a,a') a rc placcdat thc
bottom of (b, b '); (III.a) a ~b , b ' ~a ', a ~c, c ~b, b ' ~d, and d ~a '; (III .b) a ~b ,
a '.Lb', a ~c, c ~b, d.Lb ', a nd ,, '.Ld.
In case (I) of Figure 4.2, (b. bj sit within (a, aj along the horizontal direction,
and their vertical projections overlap. In this case, no relationship in Gvex ists and the
following relationships in Gh hold:
which satisfy (4.1) in Definition I. In case (1I),(b, bj are placed on the top of (a. aj
and there are relationships ofal-band a ·J...b ', which accord with (4.2) in Definition I.
In case (III), we can categorize it into two situations. As shown in situa tion (Ill.a),
cells cand dare placed within the two pairs, and their vertica l projections overlap.
Thus, this situation is the same as case (I). As for situation (IILb), we have a ~ b (due
to a ~ c and c ~ b) on the left side of the symmetry axis, whereas we have a 'J...b , (due
to a 'J...dand J.l..bj on the right side, And these geometry relationships in the graphs
have no violation from (4.1) and (4.2).
Therefore, we can conclu de that any symmetric placement with multiple
symmetry groups can be represented by a symmetric-feasib le TCO.
(Note: symbol I stands for an end of proof)
4.2 Symmetric Packing
In this section, I will describe the flow of the packing scheme for TCO . To
construct placement of a symmetric-feas ible TCO, the conve ntional TCO
representation has been adapted by introducing a dumm y axis cell to denote the
symmetry ax is of each symmetry group. One example is shown in Figure 4.3, where
there are two symmetry groups. Group - I has two symmetric pairs (i.e., (a , a) and (c,
c) ) and one self-symmetric ce ll b, whereas group-2 has two symmetric pairs (i.e., (g,
g) and (f.n)· Cells d, e, and h are asymmetric. For the two symmetry groups, we add
dumm y ax is node DNI for group- I and DN2 for gro up-2 . In the pack ing and
perturb at ion process, we empl oy the dumm y nodes as barriers to separa te the TCO
into different part s with respect to different symmetric axes. To make it convenient to
operate on self-symmetric cells, we div ide any self-symmetric cell into a pair. In
Figure 4.3 (a)-(c) , bland b, stand for the two halves (i.e ., the left and right part)
derived from the self-symmetric cell of b. For any asymmetric ce lls that ove rlap with
a symmetry ax is, we consider them to be constrained by a horizontal relations hip with
the symmetric ax is. Figure 4.3 (d) shows the corresponding symmetric placement. To
make the graph more co mfortable to read, we only keep the edges between the cells in
I have deve loped a packing scheme as listed in Figure 4.4 . Below the packin g
process is explained based on the exa mple dep icted in Figure 4.3 . The proposed tlow
is composed of four major steps:
~:packingpreparation(L i nes l-4) .
First we obtain the topological order (i.e., the p-sequence of thecorrespo ndingSP)
that represents the packin g sequence of the TCO . Then we use the dumm y ax is nodes
as barriers to divide the entire sequence into multipl e sub-sequences as shown in
Figure 4.6. The purpose of this operation is to keep symmetry requirements void
within each sub-sequence;
G,
(a)
(b; O. d. c, DNl , b, c', e, a 'if g, h, DN2.}, g j
(0 , d, C, bi , DNl , c', e, 0 ', b, g, h.f. DN2, g '.})
(b)
~17f7l~
C§::> C§)
(c) (d)
Figure 4.3 (a) TCG; (b) corre spondin g SP; (c) symmetric placement with
separate self-symmetr ic halves; (d) final symmetr ic placement
~:ini tialpacking(L i nes5 -7) .
Here we borrow the concept of contour adopted in TCG -S [16] to operate on a
step called initial packing for compactly placing each sub-sequence. Two lists (i.e., C;
and C, for horizontal and vertical contours, respectively) are initialized empty and
updated once each new cell is placed. The cells are processed one by one according to
the topological order and a current cell is always placed horizontall y/vert ically
adjacent to the cells that are already on the contour list. The packing is started from
the most left bottom coordinates of (0, 0). For instance, in Figure 4.6, to pack each
sub-sequence, each time we only consider the cells in the shadow region. That is to
say, we first pack sub-sequence (a, d, c, b,), then the second sub-sequence (c, e, a' , b;
g, h, fJ , and last the third sub-sequence (g' J }
The contour scheme is based on the topological order and both C«and C, keep
updated. The basic idea is to process the cells following the sequence defined in the
topological order and locate the current cell to acomcr fixed bythe previously placed
cells in C, and C, accordin g to the geometric relationship defined in Gh and G,. As
well, we keep the information of valid segment value with the cells. We use Xi (X,' )
and y, (y,' ) to denote the X and Y coordinates ofthe left-bottom (right-top) corner of
cell C,. Recall that Ch(C,) is a list of cell c,'s for which there exists no module cJ with
YJ> y/ (Xj> x/) . Ci; (C,) consists of the cells along the top (right) boundary of a
placement. We can keep the cell c,'s in Ch(C,) in a balanced binary search tree Th(T,)
in the increasi ng order according to their right (top) boundaries. For easier
presentation, we add a dummy cell ct (Cb) to Ch (C,) to denote the left (bottom)
boundary cell of a pIacement. Wehave c,~ci and cb.Lc"for all c, inthe placement.
does the corresponding Th(T,). To pack a cell c. in the topologic al order, we traverse
the cell e;' s in Th(T,) from its root, and go to the right child if c, ~ c, (ck.L c. )and the
left child if c, .L ck (c. ~ Ck ) ' The process is repeated for the newly encountered cell
until a leaf node is met. Then, c, is connected to the leaf node, and x, = xp ' ( y, = y,,' ),
where cp is the last cell with cp ~c, (cp.L c,) in the path. After c, is inserted into Th(T,),
every predece ssor ci with xi « x, ( y, '<y,) in Th(T,) is deleted since ci is no longer on
the contour. The orde ring of nodes in Th(T,) can be obtained by depth-first search.
This process repeats for all cells in the topologica l order. Thus, we have JV=x ,'(H=
y,) if c, is the cell in the resulting T, (T,) with the largest value, where JV(If) denotes
the width (height) of the placement.
Begin
I Cons truct the topological order of the TCG ;
2 Generate the packing sequence of packS eq, which contains only the
symmet ric cells;
3 Consider the dummy axis cells as barriers to separate packSeq into
sub-sequences ;
4 Create a list made up of the sub-seq uences ;
5 Do initial packing for the first sub-seq uence and calculate the axis position
Xax,,;
6 For (the list is not empty)
Do initial packi ng for the second sub-sequence;
Follow packSeq one by one, Compare the Y coordinates of each two cells
in one symmetric pair such as (a, a ) , and make Ya = Ya'= max(Ya, Ya)
and shift the packing symmetric cells that have vert ical relationship with
the shifted cells;
Follow packSe q one by one, for every two cells in one symmetric pair
suchas(a,a);calculateMa=lXa-Xax"la ndMa'=lXa,-Xax" I,Thens hift
one symmetric cell to make M a= M a' = max (Ma, M al Also tune-up
the corresponding cells with same M a;
Do final packing for the first and second sub-sequences;
Remove the first sub-sequence from the sub-sequence list ;
13 Conside r all symmetric cells as preplaced cells and final-pack the whole
sequence;
14 Post-process self-symmetric cells to merge two split parts back to one unit;
Figure 4.4 Sy mmetrie pae king flow
Thedetailedprocedurei sillustratedin Figure4.7 (a)-(d). lnitially the two contour
lists Chand C,onlyha veboundaryc ell cband ctre spectivel y.Andinthe example, the
dotted line shows the vertical contour and the dash line indicates the horizontal
contour . After we place the first cell a, Cha nd C,are updated to {Cb,a} and {Ct,a},
respectively. As the second cell d has horizontal relationship with cell a. it is
positioned on the right of cell a.C , is updated to {Cb.a, d }, and C.' is updated to {CI,d}
For the next cell c that has horizonta l relationship with cell d,it is placed on the right
of cell dbased on the current vertica l contour list. Next, it is the turn of cell bttobe
placed,which is supposed to be on the top of cells a, d,a nd c. As currently Cs is Icsu,
d, c } , we trace the cells in C« so that cell b, is placed according to the highest
horizontal contour (i.e., cell dj as shown in Figurc4.7(d). After that, Ch is updated to
{Cb, bt. d. C}, C, is updated to {Ct, c, d, btl. Up to now we have comple ted the packing
of the ce lls on the left of symmetry axis DNI , whose coordinat es can be determined
accordingly.
In the following procedur e, the coordinates of the symmetry axis need to be
updated after placing each cell. When we process the first symmetric cell , the
coordinates of the symmetric axis X,, ;, is ju st the right end of thatc ell. After that, if a
placing cell belongs to a symmetric pair, X,, ;, is updated with the right end of that
current cell if the latter is larger. lfa placing cell is asymmetric, we will calculate thc
middle coordinates axi st<mp between the right end of the current cell and the right end
of the closest symmetric cells placed on the left. X,,;, is updated withaxist<mpifthe
latter value is larger. In the example of Figure 4.7,we can see that the coordinates of
the first symmetry axis DNl are X"i si. After we place the first symmetric cell a,
Xaxisi=Lawhere L is the width of the cell. After placing d that is an asymmetric cell,
X axis i is updated to La + Ld / 2. After we process cell c that is symmetric, X axis i
changes to La+Ld+Leowhich is the same as the horizontal boundary. And the second
sub-sequence can be packed in the same way to obtain the horizontalcoordinatesof
~: tune-up operation on symmetric cells with respect to the symmetry axis
for meeting the symme try constraints (Lines 8-10).
After initial packing, the vertical and horizonta l positions of symmetriccellsare
modified with respect to the corresponding axis as listed in Figure 4.4. To avoid
cyclic shift, we follow the packing sequence of packSeq to conduct the tune-up
operation. Afte r the comparison of Y coordinates of two cells within one symmetric
pair (such as (b. bj), the lower cell would be shifted to the same level( i.e., Yb = Yb' =
max (Yb, Yb'!). Then we increase the vertica l coordinates of its fan-out symmetric cells
by LlY. Notice that we need to shift the counterpart of the shifted cell as well.
For each two cells belonging to one symmetric pair (such as (b, b'» , LlXb =lXb
- Xa.", 1and LlXb' = IXb,-Xa.n,1are calculated and one of the symmetric cells is shifted to
make LlXb= LlXb' = max (LlXb. LlXb) . In addition, if the shifted cell is on the right (or
left) with respect to the symmetry axis, its fan-out (or fan-in) symmetric cells in Gh
are moved in the same direction with the same amount. This tune-up operation
guarantees that the symmetric cells are placed in harmony with the symmetry
constra ints. The examp les can be seen from Figure 4.7 (f)-(g). From the graph, we can
see that we shift cell b, up with LlY, and shift cell a ' to the right with LIX Afterwards
the third sequence (g ', n is packed and the tune-up operation is conducted for
symmetry group 2 as shown in Figure 4,7(h).
~: final packing of the entire TCG and post-process ing of self-symmetric
ce lls (Lines 13-14).
In the final packing, the same contour-based scheme is used for the entire TCG,
in which the symmetric cells are considered as the preplaced ones (i.c., unchanged
coordinates), That is to say, for a symmetric cell, it is just added to the contour list
without modifying the coordinates because symmetric cells have been placed
symmetrically with respect to the correspo nding symmetry axis in the previous steps,
Any shift of symmetric cells in the final paeking would make all the efforts spent in
the initial packing and tune-up operation in vain. In effec t, thefinal packingis
focused on positioning asymmetric cells compact ly. As the contourli sts are deployed,
any waste space can be reused by asymmetric cells so that the entire placementarea
maybe reduced.
In the previous steps, by dividing self-symmetric cells into two halves (i.e., the
left and right ones), we can consider them as normal symmetric pairs. As special care
has been taken in the perturbation operation (detailed in Section 4.3), iti sguaranteed
that there is no cell in between these two halves. As the last step of the packing, a
post-processing operation is conduct ed to shift the two halves towards the symmetry
axis and eventually merge thcm to one cell. Since there is no cell placed between
these two halves and they are considered to be symmetric pairs in the previous phases,
this post-proc essing step is to locate the self-symmetric cellsalong the symmetry axis
Begi n
I Construct the topological order of the TCG ;
2 Generate the packin g sequence of packSeq , whi ch contains only the
symmetric ce lls;
3 Consider the dumm y axis ce lls as barri ers to separate packSeq into
sub-sequences;
4 Create aiisl made up of the sub-sequences ;
5 Do init ial packi ng for the first sub-sequence and calculate the axis position
Xaxi,;
6 For (the lisl is not empty)
Do inilia lpacking for the seco nd sub-sequence;
Follow packSe q one by one. Compare the Y coordinates of each two cells
in one symmetric pair such as (a, a), and make Ya = Ya,= max(Ya, Ya);
Follow packSe q one by one, for eve ry two cells in one symme tric pair
suchas(a,a);calculateLlXa=lXa -Xaxi,landLlXa,=lXa,-Xaxi,I. Thens hift
one symmetric cell to make LlXa= LlXa' = max (LlXa, LlXa-).;
10 Do final packing for the first and second sub-sequences;
II Remove the first sub-seq uence from the sub-sequence list ;
13 Post-process self-symmetric ce lls to merge two split parts back to one unit ;
Fig ure 4.5 Simplified Symme tr ic packin g tlow
Assume we need to place n cells where p symme try groups are includ ed , Each
group has at most g symmetric pairs and s self-symmetric cells. And each
sub-sequence has at most m cells. Our proposed packing scheme above first takes O(n)
time to generate the topological order (due to [28]). Acco rding to [16], the time
complexity of the contour-based packing algorithm for each sequence is O(m ·/gm) .
And we need O(n) time to update the symmetry axes. For the tune-up operation of
symmetric cells, we need O(p '( g + 2s )) time for both the Y and X dimensions. In
addition, the final packing takes Otn -lgn) time and the post-processingo peration takes
Otps) time. Therefore, for the worst case, the time complexity is Otp-n-lgn) in total
for our proposed packing schemeofTCG.
Based on the general packing scheme above, we can allow for a relatively simple
implem entation where the cells of different symmetry groups do not interfere with
one another by placing all thes ymmetric cellso fo negroup to the leH(o rr ight)of lhe
symmetric cells belonging to another group as shown in Figure 4.1(1). For this
situation, the algorithm is simplified by keeping Lines 1-7. And for Lines 8-9, we
only need to tune up the coordinates of the symmetric cells since the dummy node
representing the axis is used as a barrier, and the cells from different groups cannot
interfere with one another. The simplified symmetric packing flow is presented in
Figure 4.5. For this simplified scheme, for every loop, thetune-up operation takes O(j)
time. The loop number of the initial and final packing operat ions is of O(P). And the
post-processing step takes Otp -k) time. So the total complexity of this simplified
packing scheme is O(p ·m·/gm) . The expe rimental and comparison results between the
general and simplified packing schemes will be detailed in Sectio n 4.4.
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Figur e4. 6 Pack ing sub -sequ enees
Compa red to the HB· -tree approach [9], this proposed method can handle the
situation where an asymmetric ce ll is placed between two symmetric cells (such as
cell e in Figure 4.1). In contrast, following the symmetry-island definition in [9],
symme tric cells in one symmetry group must be always connected. As a matter of fact,
ifan asymmetric cell includes somc highly sensitive nets that are associated with both
cells in a symmet ric pair, placing the cell within the symmetry group can significantly
reduce the cost of wire length.
As a summary of the operation above, we can der ive the following lemma:
Lemma 2: Any symme tric-feasib le TCG containing multiple symme try groups can be
packed to a symmetric placement within polynomial time.
Proof Following either packing scheme exp lained above , any symmetric-pair cells
are placed at the same y coordinates and at the same distance (on the opposi te sides)
from the corres ponding axis since the coordinates of the symmetry axis are calculated
based on this principle embedded within the tune-up operation. The self-symmetric
cells are placed along the symmetry axis by the post-process ing operation .
Furthermore, as we use the contour-based packing scheme, the asymmetric cells
would not overlap . And the complexity analysis shows the entire algorithm takes
Otpn-Ign) time at most. Thus, this lemma is proved.
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Figure 4.7 Exa mple of th e packin g
Theorem 1: Optimal symmetric placement can be derived by searching the
configuration space by means of symmetric-feasible TCG.
Proof From Lemma I, we have proved that for a symmetric placement, we can
always find a symmetric-feas ible TCG to represent it. And from Lemm a 2, we are
able to pack a symmetric-feasible TCG containing multipl e symmetry groups to a
symmetric placement. Thus, it is seen that symmetric-feasible TCGs and symmetric
placement s have a straightforward mapping relationship. By taking advantage of the
correlation between both , a thorough search in the configuration space of
symmetric-feasible TCGs can eventually pinpoint to a symmetric-feasible TCG state
that maps the optimal symmetric placement.
4 .3 Symmetr ic-Fea sible TCG Perturbations
•
To search for an optimal solution to symmetric placement s, we need to conduct
continuous random perturbation of TCG states, where the TCG validity and
symmetric-feasibility should be always preserved. For this purpose. we introduce five
perturbation operations in this section. Since all the perturbations are done by TCG
edge operations, we will first prove that the topology-relationship change among the
vert ices in a TCG can be done in O(n) time. In contrast, the same task has to be
fulfilled in O(n2) time by means ofchccking the reduction edge in the conventional
TCGm ethod[ ll] .
4.3.1 Cluster Edge Move-Reverse and Edge Move
Operations
Following the terminology defined in [11], in a TCG, moving an edge from Gh to
G" or vice versa, is called edge move operation; moving an edge from Gh to G" or
vice versa, and also changing the direction of the edge after the edgemove is called
edge move-reverse operation. We further have the following definitions:
Definiti on 2: The sum of in-degrees in both Gh and G, of a vertex is called in-in
degree, whereas the sum of in-degree in Gi;and out-degree in G, of a vertex is called
in-out degree . For any two vertices (termed as reference vertices) in a TCG , an
aggregate of the vertices, whose in-in degrees (or in-out degrees) are between the
in-in degrees (or in-out degrees) of the reference vertices, is cailed in-in (or in-out)
Definition 3: Cluster edge move-reverse (or cluster edge move) operation is defined
as a set of edge move-reverse (or edge move) operations between 0 ne reference vertex
and each vertex from a union of the other reference vertex and in-in (or in-out) cluster
Lemma 3: Without losing TCa transitive-closure propert y, thc topological
relationship between any two verti ces in a Tca can be modified by a cluster edge
move or clus ter edge move-reverse opera tion, which takes O(n) time,
Proof As menti oned in Section II, TCa and SP are equivalent in functi onality and
different only in cert ain aspects. According to (28) , for a TCa , the vertic es in the
a -sequence of thecorrespon din g SP arc ordcrcdincrementallyaccordin g to the in-out
degree s of vertices, whercasthc vcrtic cs in the p-sequence are ordcrcdincrcmcntally
acco rding to the in- in degrees of vertice s.
As per Defi nition 2, the vertice s within an in-in cluster arc actua lly the ones
between two reference vertices in the p-seq uence . Th us, one cluster edge
move -rever se opera tion is equivalcnt to rever sing one referencevertcxwith rcspec t to
the union of the other reference vertex and in-in cluster vertice s. Thu s, the resultant
Tca must remain transi tive-closure as the corresponding rever sed SP is valid. A
similar observati on can be condu ctcd for a cluster edge move operati on, where the
only diff erence for this situation is that the vertices within an in-out cluster are
actuall y the ones between two reference vertices in the n-sequ ence.
Fora TC a , it takes constant time to obtain in-degree and out-dcg rceofa vertex .
And any trivi al edge move-reverse or edge move operation only needs constant time.
Therefore, one cluster edge move-re verse or edge move operati on would take at most
O(n) time.
As an illustration shown in Figure 4.8(a), we follow the example used in [11]
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Figure 4.8 Perturbation example
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First we run a cluster edge move operation to change the relationship from trl-ct o
b~c. By calcul atin g in-out degrees, we can determin e the in-out cluster betw een
vertic es b and cis {a, d}.Thus, besides an edge move opcrati on between vertices b
and c, we have to make edge move operations betw een vertex c and any vertex from
{a, d} as shown in Figure 4.8(a). And the result after cluster edge move operation is
shown in Figure 4.8(b). It is obvio us that the TCO transitive-closure feature is
preserved but with no need to check the redu ction edge [11] . Similarly, if we run a
cluster edge move-reverse operation to change thcrelat ionship fromal-eto e~a, the
in-in cluster between vertices a and e that we determin ed is {b} . Th us, besides an
cdge move -reve rseoperationbetweenverticesaande,we haveto makeanotheredge
move-reverse operatio n between vertices b and e which are bold as shown in Figure
4.8(c) and the result is shown in Figure 4.8 (d) .
4.3.2 . Five Perturbation Operations
In the following sub-sec tions, we will disc uss five proposed perturb ation s. We
declare that we use the dummy ax is vertices to separate the TCO into diffe rent
regions. From left to right , the first region is all fan-in vertices 0 ft hefirstaxisvertex.
And eac h of the next regions consists of in-in cluster betwee n two adjace nt axes. The
last regio n inc ludes all the fan-out vertices of the last axis vertex.
I) Vertex R ot at ion
Vertex rotation opera tion is actua lly to change orien tation of the corresponding
vertex . For a symmetric pair, rotation of one vertex should make the corresponding
co unterpart on the other side change to the mirror orientation with respect to the
symmetry axis.
Lemm a 4: Given a symmetric-feas ible TCO , the perturbed TCO is still
symmetric-feasible and valid under the vertex rotation operation, and this operation
takes 0(1) time.
Proof After the vertex rotation process, the vertices and edges of the TCO will
remain the same as before . As we only need to exchange the weights of the related
edges, the resultant graphs are still symmetric-fcasibleand valid. Andexchangingth e
weights of the related vertices in Ghand G, only takes 0 (1) time.
2) Symmetric Swap
Symmetric swap operation is defined as follows: one vertex in a symmetric pair
swaps position with its symmetric counterpart .
Lemm a 5: Given a symmetric-feasib le TCO , the perturbed TCO is sti ll
symmetric-feasible and valid under the operation of symmetric swap, and this
opera tion takes 0(1 ) time.
Proof When processing the symmetric swa p operation, we only need to exchange the
two vertices and the corresponding edges . So the topology of the TCO, which was
originally symmetric-feasible and valid, does not change. The change of the two
related vertices and the corresponding edges in the Ghand G, ofTCG only take 0(1)
3) Symmetric-Cell Move
This opera tion is to change the horizontal or vertica l relationship between
symmetric vertices within one symmetry group or from different symmetry groups.
For example, if one symmetric pair was located at the bollom of one self-symmetric
cell, the self-symmetric cell may be moved to a position within or at the bottom of the
symmetric pair.
As mentioned in Section 4.2, the self-symmetric cells in our TCG are divided into
two halves. To dea l with this perturbation, we need to ensure there is no vertex to bc
placed within the halves. When the topology relationship of one cell from a
symmetric pair changes, the relationship of its counterpart has to be changed
accordingly if there is a violation of( 4.1)-(4.4).
The details of the algorithm are shown in Figure 4.9. Recall that we use the
dumm y axis vertices as barriers to separate the TCG to different regions. As shown in
Figure 4.10, the two dummy axis vertices divide the TCG into three regions.
Following this operation, we first randomly pick up two symmetric vertices in one
region (say, vertices a and b), and randomly change their topology relationship. To
keep the symmetric-feas ibility, if b is a self-sym metric half, we cannot change to the
situation where vertex a is placed between the dumm y axis vertex and vertex b.
According to Lemma3,wecan safely change the vertices relationship based on in-in
or in-out cluster. After we have made the relationship change, the counterpart vertices
of the changed symmetric ones have to be verified. If there is a vio lation of (4.1)-(4.4),
the counterpart vertices have to be updated according to the moved part. Note that the
change of the counterpart vertices would not interfere with the original vertices as
they areb elongingt othedifferent regions separatedby symmetr ix axes.
One example is shown in Figure 4.10 . Assume vertices a and e from symmetric
group I are randomly chosen. Due to a f-e, the derived in-out cluster for vertices a and
e is {d} . After cluster edge move operation, the following two edges appear: (~e and
cJLe. In addition, we need to change the relationship between the symmetric
counterparts, that is, a '.Le '. Following the same strategy, we can change the
relationship from c.Lbl to e f-bt. The result of the perturbation is shown in Figure
4.IO(e), where the moving vertices are shown in the TeO .
Begin
I Randomly pick up two symmetric vertices a and b in reference to a symmetry
axis;
2 Check the relationship of these two symmetric vertices ;
3 IF (a is oneself-symmetric half vertex)
In refere nce to the dummy node (marked ON) for the symmetry axis,
randomly change (by using the cluste r-based edge operations) to another
relationship between a and b except for a ~b ~ON or ON ~b ~a ;
Randomly change the relationship ofaand b( by using cluster-bascd edge
operations);
8 IF (there is a violation of (4.1)-(4.4)forth e symmetri cc ounterparts of vertices
a and b)
Change the counterparts to the same relation ship (by using cluster-based
edge operations);
Figure 4.9 Symmetric eell move
Lemma 6: Given a symmetric-feasible TCO, under the opera tion of moving
symmetric vert ices, the perturbed TCG is still symmetr ic-feasib le and valid. And this
operation takes O(n) time.
Proof Following the scheme in Figure 4.9, the topology-relationship change between
symmetric vertices is always in accordance with (4.1)-(4.4). Thu s,
symmetric- feas ibility can always be preserved, In addition, as the aforementioned
geometry-relationship change is based on cluster edge move-reverseand clusteredge
move operations, the updated TeO is still va lid acco rding to Lemm a 4, As at most
two cluster edge move-reverse or cluster edge move operations are involved , the
complex ity of thi s symmetric-ce ll move operation is just O(n).
C§0 C§:)
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Figure 4.10 Exa mp le of symmetr ie-cell movc
4) Asymmetric -Cell Move
This operation is to perturb the topology relationship between an asymmetric
vertex and other vertices. The operation flow is listed in Figure 4.II .
Begin
I Randomly pick up an asymmetric vertex c and another vertex d in one region ;
2 IF (d isa n asymmetric vertex)
Randomly change the relationship between cand dusing the cluster-based
edge operation;
4 ELSE IF (d is a self-symmetric vertex)
In reference to the dummy node (marked ON) for the symmetry axis,
randomly change the relationship between c and d except for d ~c ~ON or
ON ~c ~d;
6 ELSE IF (d is one dummy node for symmetry axis)
Pick up cand da s reference, and all the vertices in the target regionsi s inth e
in-in cluster ;
8 Apply the cluster edge move-reverse operation and edge move operation to
update the TCG;
Figure 4.11 Asymmetr ie eell move
First we randomly pick up an asymmetric vertex c and another vertex d in one
region. If d is an asym metric vertex, we randomly change the topology relationship
between c and d. If d is a self-symmetric vertex, we randomly change the topology
relationship between c and dbut excl uding the situation where c is eventually placed
between d and its corresponding dummy symmetry axis vertex. If d is a dumm y
symmetry axis vertex, since any vertex can only have horizontal relationship with the
dumm y symmetry axis vertex, this topology-relationship change is to place the
asymmetric cell (i.e., c) to another region. So when this operation is applied,we take
vertex c and the dummy node vertex as two reference vertices. All vertices C, in this
region are in the in-in cluster of the two vertices. And then we apply the cluster edge
move-rev erse operation and edge move operation to update the TCG.
As anillustration , Figure 4.12 exhibits the topology-re lationship change s between
asymmetric cell h and symmetric cell f In the graphs, we only present the related
vertices. The in-out cluster between h andf is {g }. To update the graphs, we can use
cluster edge move-reverse to change the relationshipofh with refcrencctovertex g
and f And then we can apply the cluster edge move and reverse operation between
vcrtcxfand h. Figure 4.12(d) depictsthenew placementafter theperturbation where
h is movedto the topof symmetricce llf
Lemma 7: Given a symmetric-feasible TCG, under the operation of moving
asymmetric cells described above, the perturbed TCG is still symmetric-feasible and
valid. And this operation takes O(n) time.
Proof Following the process in Figure 4.1I ,thetopology-relationship change of
asymmetric vertices is always in accordance with (4.1)-(4.4) . Thus,
symmetric-feasibility can always be preserved. In addition, it first takes 0(1) time to
pick up the vertex, and then O(n) time to extract the in-out or in-in cluster. According
to Lemma3 , theeventualc luster edge move-reverse or cluster edgemove operations
only needs O(n) time to construct a new symmetric-feasible and valid TCG. •
~'b'c " f ra d G a' g h s
(a)
(c)
(b)
(d)
~b, b,e c' f j'a d G a ' g s'
(e)
Figure 4.12 Example of asymmetric move
5) Symmetry-Group Move
This operation is to change the relative position of different symmetry groups.
The flow is detailed in the Figure 4.13. We can rand oml y pick up one dumm y ax is
vertex for pertu rbation , and we are going to place the related symmetry group at the
most right position . To apply this opera tion, we first delete all vertices belonging to
this symmetry group (with respect to the selected dummy ax is vertex). The Te o is
still transitive closure since we also delete all edges related to the deleted vertices.
And then we begin to add the deleted vertices follow the in-indegreeorderone by
one. We set them to be the fan-out vertices to all vertices currentl y in Gi; and no
relationship in G, . One exa mple of the symmetry group move opera tion is shown in
Figure 4.14 . In other word s, we remove all the cells c, belonging to symmetry group I ,
and then place all these cells to the rightmost side of all the remain ingeells. Asthey
are placed to form a group, by further using operations 1)-4) described above, we
can continue to search for other configurations.
Begin
I Randomly pick up one symmetry group A, search all cells in this group.
2 Delete all vertices belonging to this symmetry group A with respect to the
picked dummy axis vertex;
3 Set them to be the fan-out vertices to all vertices current in Gha nd no
relationship in Gv;
4 Output the new TCG
Figure 4.13 Asymmetric cell move
Lemma 8: Given a symmetric-feasible TCG, under the operation of symmetry group
move, the perturbed TCG is still symmetric-feas ible and valid. And this operation
takes O(n) time.
Proof It first takes 0(1) time to pick up the related vertices and then O(n) time to
delete the vertices. Then it takes O(n) time to complete the insertion process.
Moreover, as the newly formed symmetry group is placed in the in-in degree order
and only has horizontal relationship among the related vertices, the TCG is still
symmetric-feasible.
(a) (b)
(c)
Figure 4.14 Example of symmetric group move
Theorem 2: By means of opera tions 1) - 5)detailcd above , the solution space of
the symmetric- feasible Teos can bc fully exp lored. Each operation takes at almost
O(n) time,wherenisthe numberofcells.
Proof Since all the perturbations in I) - 5) are done by TCG cluster edge
move-reverse or cluster edge move operations, they can be compl eted in O(n) time.
And in our perturb ation scheme, we are able to randomly change the relationship of
any two vertices unless there is violation to the symmetric-feasible conditions
(4.1)-(4.4). Therefore, the continua l perturbations and search using operations 1)-5)
can ensure to traverse the complete configuration space of placements.
4.4 Experimental Results
In this section, the experimental results using our proposed scheme arereported.
They are compared with several other methods to evaluate the performance of our
method. The final placement of several test circuits by using our scheme is also
Following the algorithm described above, I have implemented the proposed
symmetry-aware TCG scheme based on a simulated annealing optimization flow. The
program was coded in C++ language under Linux operating system and tested on a
2GHz PC with distinct test benchmark circuits. Compared to the existing schemes,
our method is able to effectively search the entire configuration space. And it
theoretically features less perturbation complexity than TCG [II] or TCG-S [16], and
less packing complexity than SymmTCG [28]. In addition, this method can handle
multiple symmetry-gro up constraints. The cos t function is constructed in the
following format:
Cost=aO"o·Area + ~p, .WireLength" (4.5)
where a and p are two factors prioritizing the weights between area and wire length.
And for different wires or nets, different p,can be used. As we pay more attention to
improving the placement quality of analog layouts, the cost values obtained from
distinct approaches are of utmost concern, and we are less worried about the
computation time compared to the cost.
Since there are only a few published approaches available for the multipl e
symmetry-group placement , we compare our work (i.e., S-TCG-l representing the
complete flow with the general packing scheme and S-TCG-2 standing for the flow
with the simplified packing scheme discussed in Section 4.2) with the absolute
placement method [10], basic SP [23], SP with dummy node [24], SP with linear
programming [26] and HB*-tree method [9]. In this work, we have used two groups
of test circuits. In the first group, three MCNC benchmark circuits (i.e., apte, amiB ,
and ami49) were modified to include two symme try groups in each circuit. The
second group includes three industry-size analog circuits, each of which is composed
of 60-100 cells and 3-5 symmetry groups. In addition we use an OTA from [41] as
our own test circuit, The details of the test circuits and the compared approaches are
First we test the performance of the distinct placement algorithms on the MCNC
benchmark circuits and the results are shown in Table 4.3. We list the number of the
cells and the number of symmetry groups in each circuit. The last column shows the
absolute cost value and execution time of our S-TCG-2 method. The cost value is
calcu lated from the cost function including both area and wire length. Andinthe cost
function , we have assigned distinct factors to different nets. The other column s show
the percentage of the result value of the other methods we implemented compared to
our proposed S-TCG-2 method.
Block Symmetric
index Name Nets remarks Source
size groups
1 apte 9 97 2 MCNC
2 ami33 33 123 2 MCNC
3 ami49 49 408 2 MCNC
4 65 100 3 Modified
Modifi ed
biasynth _2p4g
from [9]
Inamixbias_ Modifi ed
5 110 100 5 Modified
2p4g from [9]
6 65 100 3 Modifi ed
Modifi ed
Mod_biasynth
from [9]
7 110 100 5 Modified
Modifi ed
Mod_lnamixbias
from [9]
8 OTA 69 100 5 Modifi ed [4 1]
Table 4.2 Approaches for co mparison
Inde x Name Tec hniq ue Packin g Perturbati on Ref.
1 Abs Abso lutemothod O(n) 0 (11') [ IOJ
2 SP SP O(n) 0 (1) [23J
3 SPW D SP+ dum my node O(n) 0 (1) [24J
4 SP+L P SP+Li nea r Programm ing O(n) 0 (1) [26J
5 BB" -tree Hierachical Bt-t ree O(n) Otlgn) [9J
6 S-TCO- ! TCO Otp -nlgn) 0 (11)
7 S-TCO-2 TCO Otpmlgm) 0 (11)
Circuit Abs SP SPWD SP+LP HB *-tree S-TCG-1 S-TCG-2
Cost 120.7% 112.2% 107.7% 106.4% 10 1.2% 100.0% 50.74
apte Time
1100% 767% 466 .7% 400.0% 100% 119% 3
(sec)
Cost 118.9% 109.3% 108.5% 107.4% 103.7% 99.0% 1.33
amiB Time
1670% 1190% 244.4% 354 .8% 104% 121% 62
(sec)
Cost 129.1% 107.9% 108.7% 107.1% 102.5% 99.2% 42.2 1
ami49 Time
2250% 1360% 20 1.0% 228 .0% 113% 118% 107
(sec)
Cost 124% 110% 108% 107% 102.5% 99.4%
average Time
1640% 1105% 274% 327% 105.6% 119%
(sec)
From the experimental results listed in Table 4.3, we can find that our methods
achieve the best performance in terms of cost. On average, S-TCG-2 can reduce the
cost by 24% compared to Abs , 10% compared to SP, 8% compare to SPWD, 7%
compared to SP+LP and 2.5% compared to HB*-tree,. In terms of execution time, we
can see that S-TCG-2 is 15.4 times faster than Abs , 10 times faster than SP, 1.7 times
faster than SPWD , 2.3 times faster than SP+LP, 5.6 % slower than HB*-tree. As
suggested in [9],th e tree representations such asB*- tree and O-tree intrinsically have
low complexity. Therefore, HB*-tree can manage the packing in the linear time.
However, this approac h is based on the concept of symmetry-island and can only
handle the situation where all symmetric cells are located together. No asymmetric
cells or symmetric cells from another symmetry group can separate the symmetric
cells of one symmetry group. This limitation would inevitably compromise the search
quality for the final optimal placement.
Comparing two packing schemes discussed in Section 4.2, we can see that the
general packing scheme (i.e., S-TCG-2) is helpful (by decreas ing the cost by 0.6%
compared to the simplified packing scheme (i.e., S-TCG- I)), but at the expense of
19% more in terms of execution time. So in the following experiments we consider
the simplified packing scheme as our standard implementation for the comparison
with other approaches on the test of large-size ana log circuits . Figure 4.15 shows the
final placement result of ami33 with two symmetry groups. The symmetric cells are
shadowed for easy identificati on. The left symmetry group includes two symmetric
pairs and one self-symmetric cell, whereas the right symmetry group has two
symmetric pairs.
In addition, as shown in Table 4.4, we tested two analog circuits, including
biasynth_2p4g of 65 cells and Inamixbias_2p4g ofl10 cells [9] [24] [26]. Comparing
with the other work, we have achieved 21% better than Abs, 12.2% better than SP,
9.4% better than SPWD and 7% better than SP+LP in cost on average . Also our
method runs 21.9 times, 9.7 times, 4.5 times and 6.7 times faster than Abs, SP, SPWD
and SP+LP, respectively. In addition, ourproposedmethodis abletoachievecertain
improvement in terms of cost (2. 1% and 4.2%, respectively) compared to the
HB*-tree work, although the execution time of our method is inferior. From our
observation, the symmetry groups in those test circuits are mainly made up of the
cells with similar sizes and few self-symmetric cells. Thus, the best placement
situation isto pack the symmetric cells together closely without any involvement of
asymmetric cells in between, i.e., with the design methodology of symmetry island
[10].
Ta ble 4.4 Results of indu stry circ uits
Circu it Abs SP SPWD SP+LP HB *-tree S-TCG-2
Cost 127% 109.8% 107.4% 104% 102.1% 5.42
biasynth
Time
_2p4g 2150% 611% 154% 221% 89.3% 131
(sec)
Cost 119% 114.6% 109% 109% 104.2% 51.41
Inamixbias
-
Time
2p4g 2430% 1130% 543% 920% 82.5% 287
(sec)
Cost 123% 112.2% 108% 105.5% 102.7%
average Time
2290% 871% 349% 667% 85.9%
(sec)
To eva luate the performance of distinct algorithms when handlin g more complex
situations, we modified the two circuits by adding some self-symmetric cells to
different symmetry groups and changing size of some symmetric-pair cells. In
addition, we deployed another test circuit called OTA due to a highly linear
operational transconductance amplifier [41], which include s 69 cells and five
symmetry groups. The experimental results are listed in Table 4.5. On average, our
proposed method reduced the cost by 21%, 11.2%, 9.4% and 7% compared to Abs,
SP. SPWD and SP+LP, respect ively. In particular , for mod-biasynth, mod-lnamix,
and OTA, our method gained 4.2%, 5.1%, and 5.5% reduction in terms of cost
compared to HB *-Iree, respectively. As for the exec ution time, our method is faster
than Abs, SP, SPWD and SP+LP by 2 12 1%, 71 8%, 128% and 373%, respecti vely.
Am on g all the algor ithms, HB"-Iree tend s to be the fastest meth od (a round 11.6%
faster than our meth od).
Ta b le 4.5 Result s of modifi ed indu stry circuit s a nd O T A
Circuit Abs SP SPW D SP+LP HD·-Iree S-TCG-2
Cost 123% 107.8% 107.1% 106% 104.2% 5.53
Mod_biasynth
Time (see) 2137% 62 1% 153% 224% 88.5% 144
Cost 120% 114.1% 111% 110% 105.1% 52.23
Mod_lnamixbias
Time (see) 2440% 1110% 572% 934% 86.3% 294
Cost 119% 114.9% 107.2% 105% 105.5% 27.53
OTA
Time (see) 2084% 724% 167% 207% 90.4% 263
Cost 121% 112.2% 109.4% 107% 104.9%
average
Time (see) 222 1% 818.2% 288% 473% 88.4%
Neve rthe less , analog designers norm ally prefer to repl y on design automation
tools to eonduct a thorou gh search at the expense of exec ution tim e. Therefore,in our
optimi zati on the effort on the redu ction of cost sho uld be prim ary, whereas the
perf orm ance on the exec ution time is deemed as a seconda ry objec tive.Besides, as
the execution tim e for a quite large analog circuit (say, 110 cells) is about two
hundr ed seco nds by using our proposed method , it would be acceptable from the
analog circuit designers' point of view if we consider the cntire layout generationofa
normal size analog circuit that may take a few hours. More importantly, compared
with HB*-tree, our proposed scheme can handle more general placements since
symmetric cells may not be always closely adjace nt to each other.
One example placement of lnamixbias_2p4g with 5 symmetry groups is depicted
in Figure 4.I6. The grey area denotes the symmetric cells. We can see the area within
the ellip se includin g three asym metric cells placed between the symmetric pairs 70,
71,72, and 74. However, the HB*-tree method is not able to handle this type of
situationsandcannotobtainsuch kindof placements. ln practice, thisfeatureoffered
by our proposed algorithm may reduce wire or area cost, and guarantee that our
method can fully explore the placement solution space. The schematic of the OTA
circuit is shown in Figure 4.17 and the final placement of OTA with 5 symmetry
groups using our algorithm is shown in Figure 4.18.
In Table 4.6, we list the results from our implemented SP with linear
programmin g method. Since [26] does not offer detailed perturbation operation, we
employ the genera l SPperturbation for this work. We report the number of average
times to find one successful SP and the number of successf ul SP in the first 107 runs.
We can see that the SP+LP method spent a lot of time in finding a success ful SP,
which increased the whole execution time. But our method is able to find a valid
symmetric-feasible Te O after each perturbation, which clearly saves time.
Tabl e 4.6 Sl' with linear pr ogr ammin g
Average times with Success times with first
Inamixbias_ 2p4g 9201177
Figure 4.15 Fina l placement of circuit ami33
Figure 4.16 Fina l placement of circuit Inamixbia s_2p4g
Figure 4.17 The schema tic of the OTA
Figure 4.18 Final placement of circuit OT A
In summa ry, our method is efficient to handle the multipl e symmetry group
constraints. And the experimental results show that our method achieves far better
performance compared to the absolu te method, SP, SPDW, and SP+LP method. We
are able to obtain even more impressive solutions compared to the HB*-tree method
but with a slight trade offon the execution time.
4.5 Summary
In this chapter, I presented a complete setofsymmetric-feasib Ie conditions and a
new packing scheme to handle the constraints of multipl e symmetry groups for analog
layout placement. An efficient perturbation strategy was proposed to achieve random
state conversion in O(n) time without losing TCO symmetric-feas ibility and validity.
Then I tested the proposed method based on a simulated annealing optimization flow
with MCNC benchmark and severa l circuits. Our algorithm has shown better
performance compared to several well-known methods.
Chapter 5 Substrate-sharing and Other
Constraints
Besides the symmetry constraints, the TeO -based method is capable of handlin g
another type of important constraints - substrate-sharing constraints, which have not
been fully considered in any prior work. In this chapter (Sections 5.1-5.3), 1 will detail
the formu lation ofthe substrate sharingconstraints anddiscusshow to handle these
constraints in our proposed method. The experimental results are reported in Section
5.4. In Section 5.5, the solution to handling other analog layout constraints, including
relationship constraints, proximity constraints, and alignment constraints, are also
discussed. Finally a brief summary is made in Section 5.6.
5.1 Introduction
Substrate-sharing constraints mean some devices arc placed adjace ntly so that
they can share a common substrate/well region. This operation is normally followed
by certain device geometry merging optimization [44]. In the analog circuits, some
devices can be located as a connected or adjacent placement so that the devices can
share a common substrate/well region, which decreases the effect of substrate
couplin g [44]. One example is shown in Figure 5.1. In Figure 5.1 (a) two transistors
MI and M2 have their own substrates, wherea s in Figure 5.1 (b) the substrates are
merged to form one single substrate around the devices. In additi on,MI and M2are
merged to share one diffusion area. Obviously, by merging the substrate of the
devices, the total area and the wire length can be minimized.
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(a) (b)
Figure 5.1 An example of app lying the substrate sharingeonstra int
P.Drennan el al. [43] addressed one significant substrate sharing effect, which is
called shallow trench isolation (ST!) stress. The shallow trench isolation, also known
as "Box Isolation Techniqu e", is an integrated circuit feature that prevents electrical
current leakage between adjacent semiconductor device components. STI is generally
used on CMOS process technology nodes of 250 nanometers and smaller. Older
CMOS technolo gies and non-MOS technologies commonl y use isolation based on
LOCal Oxidation of Silicon (LOCOS) . Reference [43] compared the performance
between merged layouts and non-merged layouts taking into account several other
aspects, includ ing current mirror ratio, mismatch, maximu m drain source voltage, and
oxide defined area. The drawn conclusion is that the merged layouts achieve better
perfonn anceinthelistedfour areas comparedtothenon-mergedlayouts. Therefore.
applying thesubstratesharingconstraintsisvery helpfulinthe analog circui t design .
The advantages of these constrai nts are listed as follows:
I) These cons traints can reduce the area of the placement since several devices
can be placed tightly by sharing the common substrate.
2) The substrate sharing can reduce the complexity of routing for the analog
layout. Besides. it is obvious that the merged devices can reduce the total wire-Iength
of the placement.
3) Applying the substrate sharing constraints can decrease the coupiing effect of
substrate. minimize parasitic capacitance [8] during placement and enhance the
performance of the circuit.
Cohn et al. [8] introduced a placement tool named KOAN to merge MOS devices
in order to explore desirable optimization. In [8]. eight typical types of geometry
sharing optimizations in analog VLSI layout are desc ribed as shown in Figure 5.2.
a) MOS diffusion merging is the case when two or more MOS devices share a
common source or drain diffusion. which reduces parasitic capacitances by
eiiminating some routing parasitics and reduce the area and perimeterof diffusion to
bulk j unctions.
b) MOS well merging is the case when the well regions of two or more MOS
devices are connected by overlapping placemen t. Well merging lowers parasitic
capacitance by reducing the area and perimeter of well to substrate j unctions.
c) MOS bulk contact merging is the case when two or more MOS devices share
common bulk, well or substrate contacts. The capacitance reduction of the bulk
contact merging is important.
d) MOS gate abutment routing is the case when an elect rical connection between
two or more devices' gates is made by non-overlapping abutting placemen t of
polysilicongates. It reduces parasi tic capacitance and layout area by eliminating the
need for discrete contacts and routing.
e) MOS strapping abutment routing is the case an electrical connection between
two or more devices' source or drain strapping. And the effec t of this sharing
optimization is the same as that of gate abutment routing.
t) BlT collector merging is the case when an electrical connection between two
bipolar collectors is made by overlapping placement of the collector regions. The BfT
collector merging reduce s critical capacitance on the device ' s collector regions.
g) Bl 'I' guard-ring merging is the case when an electrical connection between two
or more bipolar devices' diffusion guard rings is made by overlappingp lacement. It is
effec tive in reducing layout area by eliminating the need for minimum diffusion
spacingbetweena djace nt BJTs.
h) Capaci tor abutment routing is the case when an electrica l connectionbetween
two or more non-precision capacitors is made by non-overlapping abutment of the
capacitor contac ts. It reduces parasi tic capaci tance and layout area by eliminating the
need for discrete contacts and routing.
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Figure 5.2 Various form s of device geometry shar ing (a)MOS diffu sion
merge (b) MOS well mer ge (e) MOS hulk contact merge (d) MO S gate abutment
(e) MO S strapping abutment (I) BJT collector merging (g) B.IT gua rd-r ing
merging (h) eapacitor abutment.
Focusing on the substrate sharing constraints, we may have three kinds of sharing
situations in the layout as shown in Figure 5.3. In Figure 5.3 (a), the two devices are
spaced fare nougha parta nd have no illegalov erlap.Theseco nds ituation is shown in
Figure 5.3 (b) where the two devices are placed byoverlapping their substrate areas
(called legal overlap). The last situation isa n illegal overlap, which will be penalized
(a) (b) (c )
F igure 5.3 Vseof p ro tee t ion fra mes in merge detect ion (a) no m er ging(b)
com plete merging, no illega lover la p(c) mergingand illega lover la p.
Based on the situa tions menti on ed above, KO AN [8] handl es the substrate
sharing constraints as a post-pr ocessing step follow ing the piacement. All the mer ge
pro cesses work as a post-p rocessin g step and have to place new restrict ion on the
device generation, which generalizes the move-set to allow merged devices to move
as a group. A new geometry-sharing encourage ment term Cm" g, is added to the
ann ea ling cost funct ion as follow s.
N T,
C m" " = f;, fJ , [ ~, E'J ( M e r g a b l e A r e a 'j - M er g edA r e a 'J )
+" ,( Me rg ab le Pe ri " - Mer ge d Pe r i,,) ]
(5.1)
C total = a ove rlap Cover lap + a leng th C len g th + a area C area
+a sepa ra tio n C sep ara tion + a orie nt C or ient
+ a asp ec t C a sp ec t + a mergeC merge
(5.2)
The merge possibi lities arc not limited to a pre-defined setof module-generated
structures. Howeve r, this method completely ignores the electrical and geometric
implications. The shape of the well geometry cannot be determined before the
placement of device is known. After the simulated annealing flow, the optimal
merged placement solution is generated . Moreover , this method has extremely high
time comp lexity due to the feature of the abso lute placement scheme. In [421, a
method named ALDAC can merge the MOS group. However, ,the paper failed to
describe much about the details of how to merge the cells.
To the best of my know ledge, thus far there is no method based on topological
represe ntations for handling the substra te sharing constraints. I am motiva ted to
propose the first topo logical-representation -based method to take care of the substrate
sharing constra ints in the placement desig n for analog layouts. Our experimental
results show that this method achieves the goal to minimize the area and the
wire-length of the circuits .
5.2 Substrate Sharing Problem Definition
To regard the substrate-sharing constraints, we define substrate area and orientation
for each cell. The cells may have one, two or four substrates to share as shown in Figure
5.4. Each substrate has an orientation with respect to the orientation of the
corresponding cells.
Figure 5.4 T he substra te a rea of cells
[fthe cells are placed adjacent and the orientation of the substrate matches, we
apply merge process to the cells as shown in Figure 5.5.
o OJ
I a II b I
Figure 5.5 An example of merging
Alsoforthe substrate sharing, wemayhavepartia l sharing situation as shown in
Figure 5.6. This means we need to calculate how much area may be merged by two
cells according to the adjacency situation of the cells and the substrate area of different
cells. After we have the calcu lated results, we understand how much area we can
merge for each cell.
I a II b I
Figure 5.6 I'ar tial sha ring and full sha ring
Then we use the Tc a representation to handle the processing since the TCa has an
important feature, that is, the weight that is to indicate the distance between the
corresponding two cells. In contrast, the SP representation cannot show the distance of
two cells before packing. With this feature, the TCa representation can be used to
readily handle the substrate sharing constraints.
5.3 Algorithm to Handle Substrate Sharing
Constraints
To handle the substrate sharing constraints. we take advantage of the weight
value to represent the merge situation as shown in Figure 5.7. For example, in the
circuit, we have cells a and b, whose original weight of the edge from a to b in G, is
10. And the substrate width is 2 for a and 2 for b. If the two cells are merged
horizontally, we can update the edge weight to 10-2=8. That is to say, the edge weight
of two cells would be less if the cells are sharing their substrate areas. Then we merge
the cells with the substrate sharing area of the two cells.
a III b
a II b
Figure 5.7 Example of merge
Similar to handlin g the symmetry constra ints, we modify the packing and
perturbation schemes to deal with the substrate sharing constraints. The packing flow
is listed in Figure 5.8. First, wegeneratethe topo logicalo rder ofthe cells. And then
we use the f an-in ifan-out) degree to evaluate whether the cells are plaeedadjaee ntly.
Following the topological order one by one, weeheek the orientation of the substrate
of the adjace nt cells. If the orientation matches, these cells are able to share the
substrate and can be merged. The area to be merged should be determined depending
on substrate size and adjacent situation. The weight of the edges in the TeO of the
merged cells will be updated accordingly.
Begin
I generate the topological order;
2 FOR (the cells in the topological order one by one);
Apply contour packing;
IF (the substrates of the current cell and previous cell are placed
adjacently and the orientation of the substrate matches)
Apply the merge process;
Update the corresponding contour;
FigureS.8 Sub strateshari ngpaeking flow
For the paekin g process, we follow the contour-based packing tlowdescribed in
chapter 4 to process the cells. If the adjacent cells are merged, we will merge the
substrate area of the cells and update the contour list. One example is shown in Figure
5.9. We employ the same example used in chapter 4. First, we place cell a that has
one substrate as shown in Figure 5.9 (a). Then we place cell b with four substrates.
Since the substrate orientation matches, and we can merge the substrateareasofcells
a and dasshO\\1Iin Figure 5.9(c). Then we need to update the contour list after the
merging for further packing. The top contour of cell a is shortened by the substrate
width. Then we place ce ll c with one substrate, which can be merged with cell b if
their substrate orientations match. The merging of cells b and c is shown in Figure 5.9
(e). In addition, we need to update the top contour of cells c after the merging process.
Then cell b, hasbeenplaced. Since cell b, isa self-symmetric cell, we first place it to
the correc t location that is adjace nt to the symmetric ax is, and then merge the
substrate depending on the adjace nt situation as show n in Figure 5.9 (I) . The final
placement of ia.d,c, b,) is shown in Figure 5.9 (h).
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Fig ure 5.9 Exa mple of th e pa ckin g n ow
The perturbation is the same as the method handling symmetry constraints. We
only need to apply the pertu rbations of ce ll orientation change and asymme tric cell
move if we do not include the symmetry constraints. In this situation, we only
consider all the cells are asymmetric cells and check the substrate sharing situation.
As mentioned in Chapter 4, the extraction of the topological order takes O(n)
timewhere nis the number of the cells needed to be placed and the contour-based
packing takes O(nlgn) time. The merge process takes O(n) time. In total, we have a
packing scheme with the time complexity of O(nlgn) . For the perturbation, since it
only takes time in the cell orientation change and asymmetric cell move, its time
complexity is O(n) wheren is the number of the cells.
5.4 Experimental Results of the Substrate
Sharing Method
Based on the algorithm discussed above, I have implemented the proposed
substrate sharing TCG scheme based on a simulated annealing optimization flow. The
program was coded in C++ language under Linux operating system and tested on a
2GIlz PC with distinct benchmark test circuits. The cost function is constructed as
COS / =O a"a A rea +'2./l ; WireLength;. (5.3)
where a and fJ; are two factors prioritizing the weights between area and wire length .
Different nets may have differcnt ji, due to distinct sensitivity tocircuitperformance.
Since there is no previous work targeting at the substrate-sharing constraints by using the
topological representations, we only compare the proposed substrate-sharing schcme with
our symmetry constraint method (denote as S-TCG). Our substrate-sharing method is
denoted as (S-TCG (mj) , We can see the results shown in Table 5.1. One can see that the
substrate-sharing method can decrease the cost of the benchmarks with 4.8% on average.
As for the large industry circuits, our substrate-sharing method can reduce the cost by
5.6% on average. Note that the running-time performance is not our focus at the moment.
One example of the final placement of APTE is shown in Figure 5.10 and the final
placement of lnamixbias_ 2p4g is shown in Figure 5.11.
Ta ble 5.1 Result s of MCNC benc hmarks of subs tra te shar ing constrain ts
Circuit Cells groups Abs S-TCG S-TCG( m)
Cost 120.7% 50.74 48.67
apte 9 2 Time 1000% 3 4
Cost 118.9% 1.33 1.25
ami33 33 2 Time 1670% 49 79
Cost 129.1% 42.21 41.03
ami49 49 2 Time 2250% 86 134
Tab le 5.2 Result s of Circuits of substra te sha r ing constra ints
Circuit Abs S-TCG S-TCG(m)
Cost 127% 5.42 5.27
biasynth _2p4g Time 2150% 107 152
Cost 119% 51.41 48.35
lnamixbias_2 p4g Time (sec) 2430% 24 1 311
mod_biasynth Cost 123% 5.53 5.47
Time (sec) 2 137% 112 150
Cost 120% 52.23 48.71
modJnamixbias_ Time (sec) 2440% 23 1 323
Cost 119% 27.53 25.25
OTA Time (sec) 2084% 223 327
Therefore, we can conclud e that the proposed method is able to handle the
substrate sharing constraint based on theTCG method, and it is efficient to enhance
the cost performance of our TCG- based method .
Figure 5.10 Placemen t of APTE
Figure5 . l l l'lace mentof lnamixbias_2 p4g
5.5 Other Constraints
Besides symmetry and substrate-sharing constraints. there are 0 ther constraintsin
the analog placement design such as relationship. abutment, and alignment constraints.
In this section, we brietly discuss thc additional constraints that our proposed
TCG·b ased placement scheme is able to handle. Due to the intrinsic features of the
TCG representation, some other constraints, such as cell relationship, abutment, and
alignment constraints, can be readily implemented in the currenttool suite. Users are
allowed to input mult iple constraints based on some particular requirements oftheir
desired placements.
5.5.1 Cell Relationship Constraints
In practical ana log layout design, the designers may have specific placement
requirement that demands one or more cells to have particulart opological relationship
with another cell. For instance, in Figure 5.I2 ,o ne may require cellato be locatedon
the right of a symmetry group, which consists of cells b, C, d and e due to some
sensitivity requirements. It is easy to handle this type of constraints when using TCG
representation since we can just take them into account in the perturbation stage . In
detail, we can input the relationship requirement at the initial stage so that cell a
should bep lacedon therightofcellb . Then in the perturbation stage , we preserve the
situation of b ~awheneverchanging the fan-in (fan-out) relationship of cell bora in
Gi; In this way, we can always guarantee this constraint to be observed in the
following optim ization .
However, for the tree-structure representations, such as HB*-tree, this operation
is nontr ivial as there is no clue to reflect the relationship between each pair of cells
based on the B' -tree representation. Furthermore, this constraint can be easi ly
extended to require one symmetry group to have a particular relationsh ip with another
symmetry group. To realize it, we can simply add multipl e constraints between the
cells of one group and the cells of the other group. And one final placementofami33
is shown in Figure 5.13.
~
Figur e 5.12 Example of relationship constraint
Figure 5.13 Example ofami33 with relationship constraints
5.5.2 Cell Proximity Constrai nts
Users can input the requirement of two cells that should be placed tightly. For
example, in Figure 5.14,we may require that cell aisplaced to vertically abut cell b,
which forms a proximity placement. We can follow the concept of is/and employed in
[10). We first place the two cells abutting in the initial placement and then consider
them as a connected island. In the TCG, the two vertices are combin ed together and
treated as one dumm y node. In other words, the two cells are always placed adjac ent,
and the weight between the cells is always the minimal value. And one final
placement of ami33 with proximity constraints is shown in Figure 5.15.
Figur e 5.14 Exa mple of proximi ty constraint
Figure 5.15 Exa mple of a mi33 with pro ximi ty constra ints
5.5.3 Cell Alignment Constraints
We can also handle the cell alignment constraints that requir e one cell to be
located vertically or horizontally in alignment with other ce lls. For this type of
constraint s, in the stage of initial placement, we first pack the cells followin g the
topologic order one by one. If the current ce ll has an alignment constraint with
another placed cell, we shift it to satisfy this constraint. Then it is considered as a
pre-placed cell and the contour is updated acco rdingly in the final packi ng, whic h
itself is the same as the packin g scheme described in Chapter 4. If a symmetric ce ll
has an alignment constraint, its symmetric counterpart sho uld be shifted as well. As
the exa mple dep icted in Figure 5.16,there is a vertica l alignment constra int between
the bottom sides of cells c and b. In contrast, it is impossib le for the HB*-tree method
to obtain this so lution since the symme tric groups should be comp actly packedandall
the cells in one symmetry group should be always closely connected. And one final
placement of ami 33 is shown in Figure 5.17.
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Figur e5 .16 Alignm ent exmaple
Figure 5.17 Exampleof ami33wit h alignment cons tra ints
5.6 Summary
In this chapter, I first reviewed the necessity of substrate-sharingc onstraintsinthe
analog layout design. Then the fonnul ation ofthe substrate-sharing constraints in our
TeO -based placement scheme was discussed. Some experimental results were also
provided to demonstrate the efficacy of our proposed approach. Finally the
implement ation schemes of other constraints, such as topological relationship,
proximit y, alignment constraints, were also discussed.
Chapter 6 Conclu sions and Future Work
6.1 Conclusions
The main contributions presented in this thesis arc the design, implementati on, and
performan ce evaluation of the TCG-based method to handle complex analog layout
const raints including the multi-group symmetry, substrate-sharing and other
topological constraints . The experimental results show that the proposed method
works effective ly and effic iently.
• After a thorough literature review on analog placement methods as well as
distinct stochastic optimi zation techniqu es, I developed an artificial neural
network based placement algorithm as a prelimin ary solution to the analog
placement design problem. Some intrinsic drawback s of this method, in particular,
no guarantee of the final valid results as well as high complexity, have motivated
me to investigate the topological placement methods.
• I carefully studied the features of different topological representations and
tried to bridge the link between the topological representati ons and complex
analog constraints. Among the differ ent topological representations, I chose TCG
as the focus and developed TCG-based placement algorithm s for handling
complex analog constraints.
• For the symmetry constraints, I proposed several sufficient condit ions to
verify the symmetric feasibility of TCG representation to handle the multiple
symmetry groups' situation. In additi on, an efficient contour-based packing
scheme and an O(n} perturbation scheme are introduced in our algorithm for the
transfer between the TCG representation and placement. I have proved that the
proposed algorithm can cover all the possible topological configurations of
placement. And the experimental results show that this method achieves beller
performance compared with severalreccntl ypub lished algorithm s.
• For the substrate-sharing constraints, I propose a method to handlethistypc
of constraints based on topological representation. The efficient packing and
perturbation algorithm performs well and the results show that the area and wire
length costs are noticeably decreased by applying this type of constraints.
Moreover, our algorithm is easy to handle the relationship, proximity and
alignmentco nstraints due to the intrinsic featuresof the TCG representation.
6.2 Future Direction s
Based on my current work reported in this thesis, several research directions can
be expect ed. Besides the constraints covered in this thesis, there are still some other
constraints that are helpful for the analog layout design. They are likely to be realized
by extending the current TCO-based method proposed in this thesis. Moreover, the
representati on of TCO itself still has some room to be improved. In the following,
these direct ions are listed in detail.
• Hand ling more analog placement constraints
More complex analog placement constraint s include:
I) Common Centroid Constraints: The component mismatch has adverse effects
on many analog circuits . One of the most important sources of mismatch is process
gradient, like oxide thickn ess, threshold voltage, resistor layer thickness, etc. These
kinds of mismatch can be effectively suppressed by common centroid layout, which
refers to a layout style in which a set of devices have a common center point.
Therefore, to reduce parasitic mismatch in analog circuits, some groups of devices
may be required to share a common centroid while being placed [8]. Or devices may
be split into a number of smaller ones, which can be placed with reference to the same
centerpoint.
2) Matching Constraints: The matchin g constrain ts force a common gate
orientati on and an inter-di gital placement among devices. It heIps to redu ce the ef fect
of process-indu ced mismatches. The common centroid constraint s are j ust one type of
matching constraints.
3) Clustering con straint s: The device constrai nts are usually specified accordin g
to circuit functionality in analog designs, such as current mirrors, di fferential pairs,
and other sub-ci rcuits. Besides the circuit functionality, constraint s are also
determin ed based on device model, substrate/we ll types or even designers ' intents. If
a set of devices belonging to a sub-circuit that needs to satisfy the matchin g,
symmetry, or proximit y constraint , they are usually formed as a device group ora
cluster. Such clusterin g constraints can be hierarchi cally specified. That is, a cluster
may co ntain not only device modul es but also other clusters which contain other
device modu les or device groups. We can use a dumm y node in the TCO to represent
• Further study of the topological relationship
It canbe observed that the scqu ence-pair,thehierarch icaIB*-treeandthe
transitive closure graph method all can only handl e the horizontal and vertica l
relationships in the representations. The diagonal relationship in these represent ations
is a lways ignored or classified as the horizont al or vertical relationship. As a matter of
fact, recognizing the diagonal relat ionship is help ful when eva luat ing only the
representation with out packing. Therefore, it would be benefic ialif one representation
can be found to handle the diagonal relationship. In this way, one is able to handle
more complex analog placement constraints and speed up the evaluation or eventhe
packing operations.
• Post-layout simulation of real analog circuits after the optimization
After applying our TCG -based method to handle comple x analog placement
constraint s, it would be interesting to focus on not only the minimization of the area
and wire length cost, but also the evaluation of perfonnanc e of the analog circuits.
This needs some additional work on layout routing and compaction. Then with
post-layout simulation, one can understand and appreciate the significance of
considering complex analog constraints in the placement stage .
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